Ambipolar performance improvement of the C-shaped pocket TFET with dual metal gate and gate-drain underlap

被引:1
|
作者
Zhao, Zi-Miao [1 ]
Chen, Zi-Xin [1 ]
Liu, Wei-Jing [1 ]
Tang, Nai-Yun [1 ]
Liu, Jiang-Nan [1 ]
Liu, Xian-Ting [1 ]
Li, Xuan-Lin [1 ]
Pan, Xin-Fu [1 ]
Tang, Min [2 ]
Li, Qing-Hua [3 ]
Bai, Wei [4 ]
Tang, Xiao-Dong [4 ]
机构
[1] Shanghai Univ Elect Power, Coll Elect & Informat Engn, Shanghai 200090, Peoples R China
[2] Semicond Mfg Int Corp, Shanghai 201203, Peoples R China
[3] Radiwave Technol Corp Ltd, Shenzhen 518172, Peoples R China
[4] East China Normal Univ, Key Lab Polar Mat & Devices, Shanghai 200041, Peoples R China
基金
中国国家自然科学基金;
关键词
tunnel field effect transistor; ambipolar current; dual metal gate; gate-drain underlap; 85.30.Mn; 85.30.Tv; 81.05.Cy; TUNNEL FET; TRANSISTORS;
D O I
10.1088/1674-1056/acbaf3
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Dual-metal gate and gate-drain underlap designs are introduced to reduce the ambipolar current of the device based on the C-shaped pocket TFET(CSP-TFET). The effects of gate work function and gate-drain underlap length on the DC characteristics and analog/RF performance of CSP-TFET devices, such as the on-state current (I on), ambipolar current (I amb), transconductance (g m), cut-off frequency (f T) and gain-bandwidth product (GBP), are analyzed and compared in this work. Also, a combination of both the dual-metal gate and gate-drain underlap designs has been proposed for the C-shaped pocket dual metal underlap TFET (CSP-DMUN-TFET), which contains a C-shaped pocket area that significantly increases the on-state current of the device; this combination design substantially reduces the ambipolar current. The results show that the CSP-DMUN-TFET demonstrates an excellent performance, including high I on (9.03 x 10-9 A/mu m), high I on/I off (similar to 1011), low SSavg (similar to 13 mV/dec), and low I amb (2.15 x 10-2 A/mu m). The CSP-DMUN-TFET has the capability to fully suppress ambipolar currents while maintaining high on-state currents, making it a potential replacement in the next generation of semiconductor devices.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Temperature analysis on electrostatics performance parameters of dual metal gate step channel TFET
    Sachin Kumar
    Dharmendra Singh Yadav
    Applied Physics A, 2021, 127
  • [42] Temperature analysis on electrostatics performance parameters of dual metal gate step channel TFET
    Kumar, Sachin
    Yadav, Dharmendra Singh
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (05):
  • [43] Investigation of electrical/analog performance and reliability of gate metal and source pocket engineered DG-TFET
    Madan, Jaya
    Pandey, Rahul
    Sharma, Rajnish
    Chaujar, Rishu
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (11): : 4073 - 4085
  • [44] Performance assessment of Si based dual metal double gate vertical TFET biosensor
    Das, Sourav
    Kumar, Binay Binod
    Bundela, Priyavand
    Singh, Kunal
    MICRO AND NANOSTRUCTURES, 2024, 191
  • [45] Investigation of electrical/analog performance and reliability of gate metal and source pocket engineered DG-TFET
    Jaya Madan
    Rahul Pandey
    Rajnish Sharma
    Rishu Chaujar
    Microsystem Technologies, 2021, 27 : 4073 - 4085
  • [46] A Barrier Controlled Charge Plasma-Based TFET With Gate Engineering for Ambipolar Suppression and RF/Linearity Performance Improvement
    Nigam, Kaushal
    Pandey, Sunil
    Kondekar, Pravin N.
    Sharma, Dheeraj
    Parte, Pawan Kumar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (06) : 2751 - 2757
  • [47] Gate misalignment effect on electrical characteristics and comparison of Analog/RF performance parameters of triple metal dual gate vertical TFET
    Kumbhar, Rohit R.
    Agarwal, Rajesh
    MICRO AND NANOSTRUCTURES, 2025, 198
  • [48] Implementation of L-Shaped Dielectric Double Metal Dual-Gate TFET Toward Improved Performance Characteristics and Reduced Ambipolarity
    Goswami, Bijoy
    Bhowmick, Sutanni
    Haldar, Arindam
    Paul, Goutika
    Basak, Debadipta
    Sarkar, Subir Kumar
    INFORMATION, PHOTONICS AND COMMUNICATION, 2020, 79 : 21 - 29
  • [49] Implementation of Logic Gates Using Drain Engineering Dual Metal Gate-Based Charge Plasma TFET (DE-DMG-CP-TFET)
    Mahoviya, Nikita
    Singh, Prabhat
    Yadav, Dharmendra Singh
    NANO, 2023, 18 (12)
  • [50] Investigation of Ambipolar Conduction and RF Stability Performance in Novel Germanium Source Dual Halo Dual Dielectric Triple Material Surrounding Gate TFET
    M. Venkatesh
    G. Lakshmi Priya
    N. B. Balamurugan
    Silicon, 2021, 13 : 911 - 918