Ambipolar performance improvement of the C-shaped pocket TFET with dual metal gate and gate-drain underlap

被引:1
|
作者
Zhao, Zi-Miao [1 ]
Chen, Zi-Xin [1 ]
Liu, Wei-Jing [1 ]
Tang, Nai-Yun [1 ]
Liu, Jiang-Nan [1 ]
Liu, Xian-Ting [1 ]
Li, Xuan-Lin [1 ]
Pan, Xin-Fu [1 ]
Tang, Min [2 ]
Li, Qing-Hua [3 ]
Bai, Wei [4 ]
Tang, Xiao-Dong [4 ]
机构
[1] Shanghai Univ Elect Power, Coll Elect & Informat Engn, Shanghai 200090, Peoples R China
[2] Semicond Mfg Int Corp, Shanghai 201203, Peoples R China
[3] Radiwave Technol Corp Ltd, Shenzhen 518172, Peoples R China
[4] East China Normal Univ, Key Lab Polar Mat & Devices, Shanghai 200041, Peoples R China
基金
中国国家自然科学基金;
关键词
tunnel field effect transistor; ambipolar current; dual metal gate; gate-drain underlap; 85.30.Mn; 85.30.Tv; 81.05.Cy; TUNNEL FET; TRANSISTORS;
D O I
10.1088/1674-1056/acbaf3
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Dual-metal gate and gate-drain underlap designs are introduced to reduce the ambipolar current of the device based on the C-shaped pocket TFET(CSP-TFET). The effects of gate work function and gate-drain underlap length on the DC characteristics and analog/RF performance of CSP-TFET devices, such as the on-state current (I on), ambipolar current (I amb), transconductance (g m), cut-off frequency (f T) and gain-bandwidth product (GBP), are analyzed and compared in this work. Also, a combination of both the dual-metal gate and gate-drain underlap designs has been proposed for the C-shaped pocket dual metal underlap TFET (CSP-DMUN-TFET), which contains a C-shaped pocket area that significantly increases the on-state current of the device; this combination design substantially reduces the ambipolar current. The results show that the CSP-DMUN-TFET demonstrates an excellent performance, including high I on (9.03 x 10-9 A/mu m), high I on/I off (similar to 1011), low SSavg (similar to 13 mV/dec), and low I amb (2.15 x 10-2 A/mu m). The CSP-DMUN-TFET has the capability to fully suppress ambipolar currents while maintaining high on-state currents, making it a potential replacement in the next generation of semiconductor devices.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Priyadarshani, Kumari Nibha
    Singh, Sangeeta
    Naugarhiya, Alok
    SILICON, 2022, 14 (04) : 1593 - 1604
  • [32] Design and investigation of a dual source and U-shaped gate TFET with n buffer and SiGe pocket
    Xie, Haiwu
    Liu, Hongxia
    AIP ADVANCES, 2020, 10 (05)
  • [33] Impactful study of dual work function, underlap and hetero gate dielectric on TFET with different drain doping profile for high frequency performance estimation and optimization
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    Raad, Bhagwan Ram
    Bajaj, Varun
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 96 : 36 - 46
  • [34] Improvement of Electrical Performance in Heterostructure Junctionless TFET Based on Dual Material Gate
    Xie, Haiwu
    Liu, Hongxia
    Wang, Shulong
    Chen, Shupeng
    Han, Tao
    Li, Wei
    APPLIED SCIENCES-BASEL, 2020, 10 (01):
  • [35] Low-K Dielectric Pocket and Workfunction Engineering for DC and Analog/RF Performance Improvement in Dual Material Stack Gate Oxide Double Gate TFET
    Dharmender
    Nigam, Kaushal
    SILICON, 2021, 13 (07) : 2347 - 2356
  • [36] Low-K Dielectric Pocket and Workfunction Engineering for DC and Analog/RF Performance Improvement in Dual Material Stack Gate Oxide Double Gate TFET
    Kaushal Dharmender
    Silicon, 2021, 13 : 2347 - 2356
  • [37] Gate engineered heterostructure junctionless TFET with Gaussian doping profile for ambipolar suppression and electrical performance improvement
    Aghandeh, Hadi
    Ziabari, Seyed Ali Sedigh
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 103 - 114
  • [38] Physics-based surface potential, electric field and drain current model of a p+ Si1-xGex gate-drain underlap nanoscale n-TFET
    Goswami, Rupam
    Bhowmick, Brinda
    Baishya, Srimanta
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (09) : 1566 - 1579
  • [39] Performance Improvement of Double-Gate TFET Using Metal Strip Technique
    Satyendra Kumar
    Kaushal Nigam
    Saurabh Chaturvedi
    Areeb Inshad Khan
    Ashika Jain
    Silicon, 2022, 14 : 1759 - 1766
  • [40] Performance Improvement of Double-Gate TFET Using Metal Strip Technique
    Kumar, Satyendra
    Nigam, Kaushal
    Chaturvedi, Saurabh
    Khan, Areeb Inshad
    Jain, Ashika
    SILICON, 2022, 14 (04) : 1759 - 1766