共 12 条
- [1] Hetero-Gate-Dielectric Gate-Drain Underlap Nanoscale TFET with a δp+ Si1-xGex Layer at Source-Channel Tunnel Junction [J]. 2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
- [3] Influence of the highly-doped drain implantation and the window size on defect creation in p+/n Si1-xGex Source/Drain junctions [J]. GETTERING AND DEFECT ENGINEERING IN SEMICONDUCTOR TECHNOLOGY XII, 2008, 131-133 : 95 - +
- [5] Analytical surface potential based drain current model for nanoscale strained-Si/SiGe MOSFET [J]. PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 212 - 216
- [6] A physics-based potential and electric field model of a nanoscale rectangular high-K gate dielectric HEMT [J]. Pramana, 2016, 86 : 723 - 736
- [7] A physics-based potential and electric field model of a nanoscale rectangular high-K gate dielectric HEMT [J]. PRAMANA-JOURNAL OF PHYSICS, 2016, 86 (04): : 723 - 736
- [8] Effect of Ge Mole Fraction on Current, Voltage and Electric Field Characteristics of High Doping Nanoscale Si1-xGex/Si P-N Diode [J]. 2017 15TH INTERNATIONAL CONFERENCE ON QUALITY IN RESEARCH (QIR) - INTERNATIONAL SYMPOSIUM ON ELECTRICAL AND COMPUTER ENGINEERING, 2017, : 57 - 60