Performance Improvement of Heterojunction Double Gate Drain Overlapped TFET using Gaussian Doping

被引:0
|
作者
Gupta, Sarthak [1 ]
Nigam, Kaushal [1 ]
Pandey, Sunil [1 ]
Sharma, Dheeraj [1 ]
Kondekar, P. N. [1 ]
机构
[1] Indian Inst Informat Technol Design & Mfg Jabalpu, Nanoelect & VLSI Lab, Jabalpur, India
关键词
FIELD-EFFECT TRANSISTORS; TUNNEL FET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, for the first time, a Ge/Si heterojunction pocket doped double-gate-overlapped over drain tunnel FET (HP-DGODTFET) with Gaussian doping on drain side has been investigated for low-power and high frequency applications. The proposed device offers higher I-ON/I-OFF ratio in the order of (10(14)), steeper sub threshold swing of (14 mV/decade) and better analog/RF performance metrics using low band gap material. Further, we have analysed DC and analog/RF performance parameters for pocket doped double gate TFET (P-DGTFET), heterojunction uniform doped double gate-overlapped over drain TFET (H-DGODTFET), and heterojunction pocket doped double gate overlapped over drain TFET (HP-DGODTFET) with Gaussian doping on drain side in term of transfer characteristics, transconductance (g(m)), gate to source capacitance (C-gs), gate to drain capacitance (C-gd), cut-off frequency (f(T)). All the simulations for all the possible devices have been performed with the help of ATLAS device simulator.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Performance Improvement of Heterojunction Double Gate TFET with Gaussian Doping
    Sasmita Sahoo
    Sidhartha Dash
    Soumya Ranjan Routray
    Guru Prasad Mishra
    Silicon, 2021, 13 : 4275 - 4283
  • [2] Performance Improvement of Heterojunction Double Gate TFET with Gaussian Doping
    Sahoo, Sasmita
    Dash, Sidhartha
    Routray, Soumya Ranjan
    Mishra, Guru Prasad
    SILICON, 2021, 13 (12) : 4275 - 4283
  • [3] An extensive simulation study of Gaussian drain doped heterojunction double gate TFET
    Sahoo, Sasmita
    Dash, Sidhartha
    Mishra, Guru Prasad
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 283 - 287
  • [4] Controlling the ambipolarity and improvement of RF performance using Gaussian Drain Doped TFET
    Nigam, Kaushal
    Gupta, Sarthak
    Pandey, Sunil
    Kondekar, P. N.
    Sharma, Dheeraj
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (05) : 806 - 816
  • [5] Gate engineered heterostructure junctionless TFET with Gaussian doping profile for ambipolar suppression and electrical performance improvement
    Aghandeh, Hadi
    Ziabari, Seyed Ali Sedigh
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 103 - 114
  • [6] Performance Improvement of Double-Gate TFET Using Metal Strip Technique
    Satyendra Kumar
    Kaushal Nigam
    Saurabh Chaturvedi
    Areeb Inshad Khan
    Ashika Jain
    Silicon, 2022, 14 : 1759 - 1766
  • [7] Performance Improvement of Double-Gate TFET Using Metal Strip Technique
    Kumar, Satyendra
    Nigam, Kaushal
    Chaturvedi, Saurabh
    Khan, Areeb Inshad
    Jain, Ashika
    SILICON, 2022, 14 (04) : 1759 - 1766
  • [8] Performance Analysis of Double Material Gate (DG) -TFET with Channel Doping
    V. Raju
    E. Suresh
    Boorla Shashikanth
    B. Jagadeesh
    Azmeera Srinivas
    T. Ch. Anil Kumar
    Nellore Manoj Kumar
    Silicon, 2022, 14 : 10775 - 10779
  • [9] Performance Analysis of Double Material Gate (DG) -TFET with Channel Doping
    Raju, V
    Suresh, E.
    Shashikanth, Boorla
    Jagadeesh, B.
    Srinivas, Azmeera
    Kumar, T. Ch Anil
    Kumar, Nellore Manoj
    SILICON, 2022, 14 (16) : 10775 - 10779
  • [10] Performance Analysis of Heterojunction and Hetero Dielectric Triple Material Double Gate TFET
    Rani, C. Sheeja Herobin
    Roach, R. Solomon
    Samuel, T. S. Arun
    Lawrence, S. Edwin
    SILICON, 2022, 14 (11) : 5827 - 5834