Performance Improvement of Heterojunction Double Gate Drain Overlapped TFET using Gaussian Doping

被引:0
|
作者
Gupta, Sarthak [1 ]
Nigam, Kaushal [1 ]
Pandey, Sunil [1 ]
Sharma, Dheeraj [1 ]
Kondekar, P. N. [1 ]
机构
[1] Indian Inst Informat Technol Design & Mfg Jabalpu, Nanoelect & VLSI Lab, Jabalpur, India
关键词
FIELD-EFFECT TRANSISTORS; TUNNEL FET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, for the first time, a Ge/Si heterojunction pocket doped double-gate-overlapped over drain tunnel FET (HP-DGODTFET) with Gaussian doping on drain side has been investigated for low-power and high frequency applications. The proposed device offers higher I-ON/I-OFF ratio in the order of (10(14)), steeper sub threshold swing of (14 mV/decade) and better analog/RF performance metrics using low band gap material. Further, we have analysed DC and analog/RF performance parameters for pocket doped double gate TFET (P-DGTFET), heterojunction uniform doped double gate-overlapped over drain TFET (H-DGODTFET), and heterojunction pocket doped double gate overlapped over drain TFET (HP-DGODTFET) with Gaussian doping on drain side in term of transfer characteristics, transconductance (g(m)), gate to source capacitance (C-gs), gate to drain capacitance (C-gd), cut-off frequency (f(T)). All the simulations for all the possible devices have been performed with the help of ATLAS device simulator.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Device and circuit level performance assessments of gate engineered Ge/GaAs heterojunction doping less TFET
    Som, Arnab
    Jana, Sanjay Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2024, 37 (02)
  • [22] Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile
    Nandi, Ashutosh
    Saxena, Ashok K.
    Dasgupta, Sudeb
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3705 - 3709
  • [23] Overlapped Gate-Source/Drain H-shaped TFET: Proposal, Design and Linearity Analysis
    Utkarsh Upadhyay
    Ashish Raman
    Ravi Ranjan
    Naveen Kumar
    Silicon, 2022, 14 : 6415 - 6424
  • [24] Overlapped Gate-Source/Drain H-shaped TFET: Proposal, Design and Linearity Analysis
    Upadhyay, Utkarsh
    Raman, Ashish
    Ranjan, Ravi
    Kumar, Naveen
    SILICON, 2022, 14 (11) : 6415 - 6424
  • [25] Investigating temperature reliability of RF performance metrics and linearity for double gate doping less TFET
    Dewan, Basudha
    Chaudhary, Shalini
    Singh, Devenderpal
    Yadav, Menka
    ENGINEERING RESEARCH EXPRESS, 2024, 6 (01):
  • [26] Gate drain-overlapped-asymmetric gate dielectric-GAA-TFET: a solution for suppressed ambipolarity and enhanced ON state behavior
    Jaya Madan
    Rishu Chaujar
    Applied Physics A, 2016, 122
  • [27] Gate Drain Underlapping: A Performance Enhancer For HD-GAA-TFET
    Madan, Jaya
    Pandey, Rahul
    Chaujar, Rishu
    MATERIALS TODAY-PROCEEDINGS, 2018, 5 (09) : 17453 - 17463
  • [28] Gate drain-overlapped-asymmetric gate dielectric-GAA-TFET: a solution for suppressed ambipolarity and enhanced ON state behavior
    Madan, Jaya
    Chaujar, Rishu
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2016, 122 (11):
  • [29] Impact of back gate-drain overlap on DC and analog/HF performance of a ferroelectric negative capacitance double gate TFET
    Pathakamuri, Anil Kumar
    Pandey, Chandan Kumar
    PHYSICA SCRIPTA, 2023, 98 (12)
  • [30] Improving on current using new double-material heterojunction gate all around TFET (DMHJGAA TFET): Modeling and simulation
    Vimala, P.
    Shree, Navya
    Priyadarshini, U.
    Samuel, T. S. Arun
    INTERNATIONAL JOURNAL OF COMPUTATIONAL MATERIALS SCIENCE AND ENGINEERING, 2021, 10 (04)