A new power-rail clamp circuit for on-chip electrostatic discharge protection

被引：0
|
作者：
Yue, Yaping [1 ,2 ]
Pu, Shi [3 ]
Wu, Ruizhen [2 ]
Hou, Ronghui [1 ]
机构：
[1] Xidian Univ, Sch Cyber Engn, Xian 710071, Peoples R China
[2] United Micro Technol Xian Co Ltd, Xian 710076, Peoples R China
[3] Xian Xiangteng Microelect Co Ltd, Xian 710068, Peoples R China
来源：
MICROELECTRONICS JOURNAL | 2025年 / 158卷
关键词：
Clamp voltage; Electrostatic discharge (ESD); False-triggering; Power-rail clamp circuit; ESD CLAMP; VOLTAGE; DESIGN;
D O I：
10.1016/j.mejo.2025.106617
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Power-rail clamp circuit is crucial for the whole-chip electrostatic discharge (ESD) protection. In this paper, a new power-rail clamp circuit for on-chip ESD protection is proposed and verified by silicon. A dedicated falsetriggering suppression circuit is introduced to make sure that the proposed clamp circuit keeps off during fast power-up events. By skillfully incorporating slew rate and voltage detection mechanisms are, offering a low clamp voltage and a reliable turn-off functionality. Experimental results from fabricated silicon die verify that the proposed clamp circuit exhibits high immunity to false triggering, making it suitable for robust ESD protection. Comparisons with the traditional solution are also presented.
引用
收藏
页数：7
相关论文
共 50 条
  • [41] Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology
    Wang, Chang-Tzu
    Ker, Ming-Dou
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 956 - 964
  • [42] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Guangyi LU
    Yuan WANG
    Lizhong ZHANG
    Jian CAO
    Xing ZHANG
    Science China(Information Sciences), 2016, 59 (12) : 170 - 178
  • [43] Power-Rail ESD Clamp Circuit With Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology
    Yeh, Chih-Ting
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2626 - 2634
  • [44] Power-Rail ESD Clamp Circuit with Parasitic-BJT and Channel Parallel Shunt Paths to Achieve Enhanced Robustness
    Wang, Yuan
    Lu, Guangyi
    Wang, Yize
    Zhang, Xing
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (03): : 344 - 347
  • [45] Power-Rail ESD Clamp Circuit with Embedded-Trigger SCR Device in a 65-nm CMOS Process
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 250 - 253
  • [46] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in Nanoscale Low-Voltage CMOS Process
    Chiu, Po-Yen
    Ker, Ming-Dou
    Tsai, Fu-Yi
    Chang, Yeong-Jar
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 750 - +
  • [47] CMOS on-chip electrostatic discharge protection circuit using four-SCR structures with low ESD-trigger voltage
    Ker, Ming-Dou
    Wu, Chung-Yu
    1600, (37):
  • [48] Electrostatic Discharge Power Supply Clamp Circuit with a Modified-Resistor/Capacitor Network
    Wu, Yan
    Liu, Yi
    Wu, Ruizhen
    Yang, Yintang
    Yue, Yaping
    SENSORS AND MATERIALS, 2024, 36 (01) : 25 - 36
  • [49] CMOS ON-CHIP ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT USING 4-SCR STRUCTURES WITH LOW ESD-TRIGGER VOLTAGE
    KER, MD
    WU, CY
    SOLID-STATE ELECTRONICS, 1994, 37 (01) : 17 - 26
  • [50] A novel on-chip ESD protection circuit for GaAsHBT RF power amplifiers
    Ma, Y
    Li, GP
    JOURNAL OF ELECTROSTATICS, 2003, 59 (3-4) : 211 - 227
12345