A new power-rail clamp circuit for on-chip electrostatic discharge protection

被引：0
|
作者：
Yue, Yaping [1 ,2 ]
Pu, Shi [3 ]
Wu, Ruizhen [2 ]
Hou, Ronghui [1 ]
机构：
[1] Xidian Univ, Sch Cyber Engn, Xian 710071, Peoples R China
[2] United Micro Technol Xian Co Ltd, Xian 710076, Peoples R China
[3] Xian Xiangteng Microelect Co Ltd, Xian 710068, Peoples R China
来源：
MICROELECTRONICS JOURNAL | 2025年 / 158卷
关键词：
Clamp voltage; Electrostatic discharge (ESD); False-triggering; Power-rail clamp circuit; ESD CLAMP; VOLTAGE; DESIGN;
D O I：
10.1016/j.mejo.2025.106617
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Power-rail clamp circuit is crucial for the whole-chip electrostatic discharge (ESD) protection. In this paper, a new power-rail clamp circuit for on-chip ESD protection is proposed and verified by silicon. A dedicated falsetriggering suppression circuit is introduced to make sure that the proposed clamp circuit keeps off during fast power-up events. By skillfully incorporating slew rate and voltage detection mechanisms are, offering a low clamp voltage and a reliable turn-off functionality. Experimental results from fabricated silicon die verify that the proposed clamp circuit exhibits high immunity to false triggering, making it suitable for robust ESD protection. Comparisons with the traditional solution are also presented.
引用
收藏
页数：7
相关论文
共 50 条
  • [31] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [32] Investigation on the Gate Bias Voltage of BigFET in Power-rail ESD Clamp Circuit for Enhanced Transient Noise Immunity
    Lu, Guangyi
    Wang, Yuan
    Zhang, Lizhong
    Wang, Yize
    Huang, Ru
    Zhang, Xing
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [33] New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process
    Ker, Ming-Dou
    Chiu, Po-Yen
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (03) : 474 - 483
  • [34] Active Clamp Design for On-Chip GUN Protection
    Rupp, Andreas
    Glaser, Ulrich
    Cao, Yiqun
    2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
  • [35] Substrate-triggered ESD clamp devices for use in power-rail ESD clamp circuits
    Ker, MD
    Chen, TY
    Wu, CY
    SOLID-STATE ELECTRONICS, 2002, 46 (05) : 721 - 734
  • [36] A REVIEW OF ELECTROSTATIC DISCHARGE MECHANISMS AND ON-CHIP PROTECTION TECHNIQUES TO ENSURE DEVICE RELIABILITY
    AVERY, LR
    JOURNAL OF ELECTROSTATICS, 1990, 24 (02) : 111 - 130
  • [37] Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2533 - 2545
  • [38] Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes
    Ker, Ming-Dou
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cbeng
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 594 - +
  • [39] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Lu, Guangyi
    Wang, Yuan
    Zhang, Lizhong
    Cao, Jian
    Zhang, Xing
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (12)
  • [40] Design of Power-Rail ESD Clamp Circuit with Separate Detection Component and Delay Component Against Mis-triggering
    Liu, Qi
    Wang, Yuan
    Cao, Jian
    Lu, Guangyi
    Zhang, Xing
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
12345