A new power-rail clamp circuit for on-chip electrostatic discharge protection

被引：0
|
作者：
Yue, Yaping [1 ,2 ]
Pu, Shi [3 ]
Wu, Ruizhen [2 ]
Hou, Ronghui [1 ]
机构：
[1] Xidian Univ, Sch Cyber Engn, Xian 710071, Peoples R China
[2] United Micro Technol Xian Co Ltd, Xian 710076, Peoples R China
[3] Xian Xiangteng Microelect Co Ltd, Xian 710068, Peoples R China
来源：
MICROELECTRONICS JOURNAL | 2025年 / 158卷
关键词：
Clamp voltage; Electrostatic discharge (ESD); False-triggering; Power-rail clamp circuit; ESD CLAMP; VOLTAGE; DESIGN;
D O I：
10.1016/j.mejo.2025.106617
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Power-rail clamp circuit is crucial for the whole-chip electrostatic discharge (ESD) protection. In this paper, a new power-rail clamp circuit for on-chip ESD protection is proposed and verified by silicon. A dedicated falsetriggering suppression circuit is introduced to make sure that the proposed clamp circuit keeps off during fast power-up events. By skillfully incorporating slew rate and voltage detection mechanisms are, offering a low clamp voltage and a reliable turn-off functionality. Experimental results from fabricated silicon die verify that the proposed clamp circuit exhibits high immunity to false triggering, making it suitable for robust ESD protection. Comparisons with the traditional solution are also presented.
引用
收藏
页数：7
相关论文
共 50 条
  • [21] An Area-Efficient Clamp Based on Transmission Gate Feedback Technology for Power Rail Electrostatic Discharge Protection
    Cai, Xiaowu
    Yan, Beiping
    Huo, Xiao
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (07) : 639 - 641
  • [22] PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit
    Yeh, Chih-Ting
    Ker, Ming-Dou
    MICROELECTRONICS RELIABILITY, 2013, 53 (02) : 208 - 214
  • [23] POWER-ON CLAMP CIRCUIT FOR ON-CHIP BIASED N-WELLS.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (10): : 4258 - 4259
  • [24] Optimizing the on-chip electrostatic discharge protection device by Taguchi's methodology
    Huang, Shao-Chang
    Wang, Chau-Shing
    Chiu, Jing-Er
    Yang, Wen-Ren
    Chen, Ke-Horng
    MICROELECTRONICS RELIABILITY, 2022, 136
  • [25] Inductance considerations of on-chip interconnections for best electrostatic discharge protection performance
    Sofer, Sergey
    Fefer, Yefirn
    Shapira, Yoram
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 158 - +
  • [26] On-chip electrostatic discharge protection for CMOS gas sensor systems-on-a-chip (SoC)
    Salcedo, Javier A.
    Liou, Juin J.
    Afridi, Muhammad Y.
    Hefner, Allen R., Jr.
    MICROELECTRONICS RELIABILITY, 2006, 46 (08) : 1285 - 1294
  • [27] Power-Rail ESD Clamp Circuit with Polysilicon Diodes Against False Trigger During Fast Power-on Events
    Chen, Jie-Ting
    Ker, Ming-Dou
    2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
  • [28] A False Trigger-Strengthened and Area-Saving Power-Rail Clamp Circuit with High ESD Performance
    Ma, Boyang
    Chen, Shupeng
    Wang, Shulong
    Qian, Lingli
    Han, Zeen
    Huang, Wei
    Fu, Xiaojun
    Liu, Hongxia
    MICROMACHINES, 2023, 14 (06)
  • [29] Resistor-less power-rail ESD clamp circuit design with adjustable NMOS gate biased voltage
    Li, Shuang
    Wang, Yang
    Tao, Hongke
    Liu, Qing
    Zeng, Zhiwen
    Jin, Xiangliang
    Yang, Hongjiao
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2023, 38 (11)
  • [30] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
12345