A new reduced switch count symmetrical and asymmetrical modular topology for multilevel inverters

被引：0
|
作者：
Anusuya M. [1 ]
Geetha R. [2 ]
Ramaswamy M. [2 ]
机构：
[1] Department of Electrical and Electronics Engineering, Annamalai University
[2] Department of Electrical Engineering, Annamalai University, Tamilnadu, Annamalai Nagar
来源：
International Journal of Power Electronics | 2024年 / 19卷 / 02期
关键词：
carrierless PWM; hybrid topology; MLIs; multilevel inverters; reduced count topologies;
D O I：
10.1504/IJPELEC.2024.136563
中图分类号：
学科分类号：
摘要：
The paper proposes two new topologies for single phase multilevel inverters (MLIs) to operate both in the symmetrical and asymmetrical configurations with a view at lowering the number of switching devices in the path for the flow of the current. It involves a mathematical interpretation to determine the magnitude of the voltage sources in an effort to configure the proposed topology in the asymmetrical configuration and obtain higher number of voltage levels. It engages the principles of carrierless pulse width modulation (PWM) for extracting the shape of the output voltage waveform to a nearly sinusoidal form and there by improve the quality of the power delivered to the load. The procedure owes to analyse the operating modes of both the topologies in MATLAB/Simulink platform and includes an experimental prototype to validate the simulation results. Copyright © 2024 Inderscience Enterprises Ltd.
引用
收藏
页码：193 / 220
页数：27
相关论文
共 50 条
  • [31] A New Asymmetrical Multilevel Inverter Topology with Reduced Device Counts
    Bin Arif, M. Saad
    Ayob, Shahrine Md.
    Salam, Zainal
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [32] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources
    Nanda, Lipika
    Bharti, Privesh
    Dasgupta, A.
    2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
  • [33] Reduced Switch Multilevel Inverter with Symmetrical & Asymmetrical DC Sources for Solar PV Applications
    Sen Goopta, Rubell
    Bhattacharya, Avik
    2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 1468 - 1473
  • [34] Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches
    Siddique, Marif Daula
    Mustafa, Asif
    Sarwar, Adil
    Mekhilef, Saad
    Shah, Noraisyah Binti Mohamed
    Seyedamahmousian, Mehdi
    Stojcevski, Alex
    Horan, Ben
    Ogura, Koki
    2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [35] A bidirectional diode containing multilevel inverter topology with reduced switch count and driver
    Hosseinpour, Majid
    Seifi, Ali
    Rahimian, Mohmad Mohsen
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (10) : 1766 - 1785
  • [36] Asymmetrical multilevel inverter topology with low total standing voltage and reduced switches count
    Arif, M. Saad Bin
    Sarwer, Zeeshan
    Siddique, Marif Daula
    Md. Ayob, Shahrin
    Iqbal, Atif
    Mekhilef, Saad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (06) : 1757 - 1775
  • [37] Modular symmetric and asymmetric reduced count switch multilevel current source inverter
    Najmi, Ebrahim Seifi
    Ajami, Ali
    IET POWER ELECTRONICS, 2016, 9 (01) : 51 - 61
  • [38] Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count
    Venkatraman, Thiyagarajan
    Periasamy, Somasundaram
    ACTA POLYTECHNICA HUNGARICA, 2018, 15 (02) : 141 - 167
  • [39] Optimized Multilevel Inverters Derived From Generalized Asymmetrical Topology
    Kumar, N. Kranthi
    Muthyala, Upender Reddy
    Dhabale, Ashwin
    2019 IEEE 4TH INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE (IFEEC), 2019,
  • [40] Novel Family of Modified qZS Buck-Boost Multilevel Inverters with Reduced Switch Count
    Husev, Oleksandr
    Strzelecki, Ryszard
    Blaabjerg, Frede
    Chopyk, Vasiliy
    Vinnikov, Dmitri
    PROCEEDINGS 2015 9TH INTERNATIONAL CONFERENCE ON CAMPATIBILITY AND POWER ELECTRONICS (CPE), 2015, : 98 - 105
12345