A new reduced switch count symmetrical and asymmetrical modular topology for multilevel inverters

被引：0
|
作者：
Anusuya M. [1 ]
Geetha R. [2 ]
Ramaswamy M. [2 ]
机构：
[1] Department of Electrical and Electronics Engineering, Annamalai University
[2] Department of Electrical Engineering, Annamalai University, Tamilnadu, Annamalai Nagar
来源：
International Journal of Power Electronics | 2024年 / 19卷 / 02期
关键词：
carrierless PWM; hybrid topology; MLIs; multilevel inverters; reduced count topologies;
D O I：
10.1504/IJPELEC.2024.136563
中图分类号：
学科分类号：
摘要：
The paper proposes two new topologies for single phase multilevel inverters (MLIs) to operate both in the symmetrical and asymmetrical configurations with a view at lowering the number of switching devices in the path for the flow of the current. It involves a mathematical interpretation to determine the magnitude of the voltage sources in an effort to configure the proposed topology in the asymmetrical configuration and obtain higher number of voltage levels. It engages the principles of carrierless pulse width modulation (PWM) for extracting the shape of the output voltage waveform to a nearly sinusoidal form and there by improve the quality of the power delivered to the load. The procedure owes to analyse the operating modes of both the topologies in MATLAB/Simulink platform and includes an experimental prototype to validate the simulation results. Copyright © 2024 Inderscience Enterprises Ltd.
引用
收藏
页码：193 / 220
页数：27
相关论文
共 50 条
  • [41] Quadruple Boost Multilevel Inverter (QB-MLI) Topology With Reduced Switch Count
    Iqbal, Atif
    Siddique, Marif Daula
    Reddy, B. Prathap
    Maroti, Pandav Kiran
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (07) : 7372 - 7377
  • [42] MODIFIED MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCH COUNT AND A NOVEL PWM CONTROL SCHEME
    Balakrishnan, Dhivya
    Indiradevi, K.
    2014 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2014,
  • [43] Compact symmetrical and asymmetrical multilevel inverter with reduced switches
    Anand, Vishal
    Singh, Varsha
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (08)
  • [44] Modified Reduced Switch Symmetrical Multilevel Inverter
    Mathew, Ronak
    Agarwal, Shobha
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [45] A State of the Art of the Multilevel Inverters with Reduced Count Components
    Hassan, Alaaeldien
    Yang, Xu
    Chen, Wenjie
    Houran, Mohamad Abou
    ELECTRONICS, 2020, 9 (11) : 1 - 27
  • [46] A New Multilevel Inverter Topology with Reduced Device Count and Blocking Voltage
    Kamani, Piyush L.
    Mulla, Mahmadasraf A.
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING (EEEIC), 2016,
  • [47] A Survey on Multilevel Rectifiers With Reduced Switch Count
    Dutra, Ailton Do Egito
    Vitorino, Montie Alves
    Correa, Mauricio Beltrao De Rossiter
    IEEE ACCESS, 2023, 11 : 56098 - 56141
  • [48] A Review On Multilevel Inverter with Reduced Switch Count
    Vijayaraja, L.
    Kumar, S. Ganesh
    Rivera, M.
    2016 IEEE INTERNATIONAL CONFERENCE ON AUTOMATICA (ICA-ACCA), 2016,
  • [49] Novel multilevel inverter topology with low switch count
    Lotfi, Amir
    Maalandish, Mohammad
    Aghaei, Amir
    Samadian, Ataollah
    Fathollahi, Arman
    Hosseini, Seyed Hossein
    Khooban, Mohammad-Hassan
    INTERNATIONAL JOURNAL OF EMERGING ELECTRIC POWER SYSTEMS, 2024, 25 (03) : 305 - 319
  • [50] A New Topology for Cascaded Multilevel Inverters with Reduced Number of Power Electronic Switches
    Babaei, Ebrahim
    Sarbanzadeh, Maryam
    Hosseinzadeh, Mohammad Ali
    Buccella, Concettina
    2016 7TH POWER ELECTRONICS AND DRIVE SYSTEMS & TECHNOLOGIES CONFERENCE (PEDSTC), 2016, : 165 - 170
12345