Quadruple Boost Multilevel Inverter (QB-MLI) Topology With Reduced Switch Count

被引:39
|
作者
Iqbal, Atif [1 ]
Siddique, Marif Daula [1 ]
Reddy, B. Prathap [1 ]
Maroti, Pandav Kiran [1 ]
机构
[1] Qatar Univ, Dept Elect Engn, Doha 2713, Qatar
关键词
Capacitors; Switches; Topology; Switching circuits; Voltage control; Modulation; Stress; Boost capability; multilevel inverter (MLI); reduced switch count; quadruple topology;
D O I
10.1109/TPEL.2020.3044628
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverter concepts (MLIs) with switched capacitor (SC) are emerging due to their scope in sustainable energy systems as well as high-voltage applications. In the SC technique, required voltage levels can be achieved with the lesser number of dc sources in combination with the capacitor voltage. In this perspective, the design of high-gain MLI with reduced sources as well as switch count is a challenging task. This letter proposes a single-source-driven quadruple boost multilevel inverter topology (QB-MLI) with lesser order of resources over the other SC MLIs. The proposed QB-MLI is capable to produce nine levels of voltage in output by effectively balancing the two capacitor's voltage with the associated control logic. The different SC MLIs are compared to verify the pros and cons with respect to the contribution of the proposed QB-MLI topology. Detailed experimental results at various test conditions of a laboratory set-up have been presented to validate the performance of the proposed QB-MLI.
引用
下载
收藏
页码:7372 / 7377
页数:6
相关论文
共 50 条
  • [1] Switched capacitor-based quadruple boost multilevel inverter topology with reduced switch count and its extension
    Murugan, Oorappan G.
    Pandarinathan, Sivaraman
    Dhas, B. Goldvin Sugirtha
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (07) : 1230 - 1252
  • [2] An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology
    Mufeeda, M.
    Krishnan, Geethu K.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3129 - 3133
  • [3] Reduced Switch Quadruple Boost Switched Capacitor-based Multilevel Inverter
    Panda, Kaibalya Prasad
    Babu, Narendra P.
    Bisoyi, Sanjiba Kumar
    Panda, Gayadhar
    2020 3RD INTERNATIONAL CONFERENCE ON ENERGY, POWER AND ENVIRONMENT: TOWARDS CLEAN ENERGY TECHNOLOGIES (ICEPE 2020), 2021,
  • [4] Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Rawa, Muhyaddin
    Wahyudie, Addy
    Chokaev, Bekkhan
    Salamov, Islam
    IEEE ACCESS, 2020, 8 : 201835 - 201846
  • [5] A Three-Phase Reduced Switch Count Multilevel Inverter Topology
    Sivamani, S.
    Mohan, V.
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2022, 2022
  • [6] A New Multilevel Inverter Topology with Reduced Switch Count and Device Stress
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 1032 - 1037
  • [7] A novel cascaded multilevel boost converter fed multilevel inverter with reduced switch count
    Jayasudha, K.
    Vijayalakshmi, S.
    Marimuthu, M.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2374 - 2391
  • [8] A bidirectional diode containing multilevel inverter topology with reduced switch count and driver
    Hosseinpour, Majid
    Seifi, Ali
    Rahimian, Mohmad Mohsen
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (10) : 1766 - 1785
  • [9] New Symmetric Extendable Type Multilevel Inverter Topology With Reduced Switch Count
    Thiyagarajan, V.
    2019 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES 2019), 2019,
  • [10] Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count
    Venkatraman, Thiyagarajan
    Periasamy, Somasundaram
    ACTA POLYTECHNICA HUNGARICA, 2018, 15 (02) : 141 - 167