Quadruple Boost Multilevel Inverter (QB-MLI) Topology With Reduced Switch Count

被引:39
|
作者
Iqbal, Atif [1 ]
Siddique, Marif Daula [1 ]
Reddy, B. Prathap [1 ]
Maroti, Pandav Kiran [1 ]
机构
[1] Qatar Univ, Dept Elect Engn, Doha 2713, Qatar
关键词
Capacitors; Switches; Topology; Switching circuits; Voltage control; Modulation; Stress; Boost capability; multilevel inverter (MLI); reduced switch count; quadruple topology;
D O I
10.1109/TPEL.2020.3044628
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverter concepts (MLIs) with switched capacitor (SC) are emerging due to their scope in sustainable energy systems as well as high-voltage applications. In the SC technique, required voltage levels can be achieved with the lesser number of dc sources in combination with the capacitor voltage. In this perspective, the design of high-gain MLI with reduced sources as well as switch count is a challenging task. This letter proposes a single-source-driven quadruple boost multilevel inverter topology (QB-MLI) with lesser order of resources over the other SC MLIs. The proposed QB-MLI is capable to produce nine levels of voltage in output by effectively balancing the two capacitor's voltage with the associated control logic. The different SC MLIs are compared to verify the pros and cons with respect to the contribution of the proposed QB-MLI topology. Detailed experimental results at various test conditions of a laboratory set-up have been presented to validate the performance of the proposed QB-MLI.
引用
收藏
页码:7372 / 7377
页数:6
相关论文
共 50 条
  • [21] A New Topology of Multilevel Inverter with Reduced Part Count
    Vijayaraja, L.
    Kumar, S. Ganesh
    Rivera, M.
    2018 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION/XXIII CONGRESS OF THE CHILEAN ASSOCIATION OF AUTOMATIC CONTROL (ICA-ACCA), 2018,
  • [22] New Multilevel Inverter Topology with Reduced Component Count
    Salem, Ahmed
    Huynh Van Khang
    Robbersmyr, Kjell G.
    2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [23] Hybrid Multilevel Inverter Topology With Reduced Part Count
    Ali, J. S. M.
    Sandeep, N.
    Vijayakumar, Krishnasamy
    Yaragatti, Udaykumar R.
    Blaabjerg, Frede
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [24] A comprehensive analysis of reduced switch count multilevel inverter
    Kumawat R.K.
    Palwalia D.K.
    Australian Journal of Electrical and Electronics Engineering, 2020, 17 (01): : 13 - 27
  • [25] A Review on Reduced Switch Count Multilevel Inverter Topologies
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    IEEE ACCESS, 2020, 8 : 22281 - 22302
  • [26] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [27] Reduced Switch Count Based Single Source 7L Boost Inverter Topology
    Siddique, Marif Daula
    Ali, Jagabar Sathik Mohamed
    Mekhilef, Saad
    Mustafa, Asif
    Sandeep, N.
    Almakhles, Dhafer
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 3252 - 3256
  • [28] An improved topology of cascaded multilevel inverter with low switch count
    Das B.
    Patra M.
    Chatterjee D.
    Bhattacharya A.
    International Journal of Power Electronics, 2020, 12 (01) : 1 - 29
  • [29] A new family of boost active neutral point clamped inverter topology with reduced switch count
    Siddique, Marif Daula
    Reddy, B. Prathap
    Iqbal, Atif
    Mekhilef, Saad
    IET POWER ELECTRONICS, 2021, 14 (08) : 1433 - 1443
  • [30] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637