Quadruple Boost Multilevel Inverter (QB-MLI) Topology With Reduced Switch Count

被引:39
|
作者
Iqbal, Atif [1 ]
Siddique, Marif Daula [1 ]
Reddy, B. Prathap [1 ]
Maroti, Pandav Kiran [1 ]
机构
[1] Qatar Univ, Dept Elect Engn, Doha 2713, Qatar
关键词
Capacitors; Switches; Topology; Switching circuits; Voltage control; Modulation; Stress; Boost capability; multilevel inverter (MLI); reduced switch count; quadruple topology;
D O I
10.1109/TPEL.2020.3044628
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverter concepts (MLIs) with switched capacitor (SC) are emerging due to their scope in sustainable energy systems as well as high-voltage applications. In the SC technique, required voltage levels can be achieved with the lesser number of dc sources in combination with the capacitor voltage. In this perspective, the design of high-gain MLI with reduced sources as well as switch count is a challenging task. This letter proposes a single-source-driven quadruple boost multilevel inverter topology (QB-MLI) with lesser order of resources over the other SC MLIs. The proposed QB-MLI is capable to produce nine levels of voltage in output by effectively balancing the two capacitor's voltage with the associated control logic. The different SC MLIs are compared to verify the pros and cons with respect to the contribution of the proposed QB-MLI topology. Detailed experimental results at various test conditions of a laboratory set-up have been presented to validate the performance of the proposed QB-MLI.
引用
收藏
页码:7372 / 7377
页数:6
相关论文
共 50 条
  • [41] A Reduced Switch Count Seven-Level Boost ANPC Based Grid Following Inverter Topology With Photovoltaic Integration
    Baksi, Swapan Kumar
    Behera, Ranjan Kumar
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2023, 59 (04) : 4238 - 4251
  • [42] A new three-phase multilevel DC-link inverter topology with reduced switch count for photovoltaic applications
    Anbarasan, P.
    Krishnakumar, V.
    Ramkumar, S.
    Venkatesan, S.
    CIRCUIT WORLD, 2021, 47 (02) : 173 - 183
  • [43] A new high-level boost inverter topology with reduced device count
    Siddique, Marif Daula
    Reddy, B. Prathap
    Meraj, Mohammad
    Iqbal, Atif
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (08) : 2777 - 2792
  • [44] New Hybrid Multilevel Inverter Topology with Reduced Switch Count Using Carrier Based Pulse Width Modulation Technique
    Prabaharan, N.
    Fathima, Hina A.
    Palanisamy, K.
    2015 IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2015, : 176 - 180
  • [45] A Single-Phase Reduced Component Count Asymmetrical Multilevel Inverter Topology
    Yeganeh, Mohammad Sadegh Orfi
    Davari, Pooya
    Chub, Andrii
    Mijatovic, Nenad
    Dragicevic, Tomislav
    Blaabjerg, Frede
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (06) : 6780 - 6790
  • [46] A New Cascaded H-Bridge Multilevel Inverter With Reduced Switch Count
    Mamilla, Sreenivasulu
    Anisetty, Suresh Kumar
    Pallavi, M. Rama
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), 2017, : 17 - 22
  • [47] Modular symmetric and asymmetric reduced count switch multilevel current source inverter
    Najmi, Ebrahim Seifi
    Ajami, Ali
    IET POWER ELECTRONICS, 2016, 9 (01) : 51 - 61
  • [48] A generalized single-phase cascaded multilevel inverter with reduced switch count
    Ratna Rahul Tupakula
    Electrical Engineering, 2021, 103 : 1115 - 1125
  • [49] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ponraj, Ram Prakash
    Sigamani, Titus
    Subramanian, Vijayalakshmi
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (03) : 1445 - 1455
  • [50] A comprehensive survey on reduced switch count multilevel inverter topologies and modulation techniques
    Vinay Kumar N. V.
    GowriManohar T
    Journal of Electrical Systems and Information Technology, 10 (1)