An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology

被引：0
|
作者：
Mufeeda, M. [1 ]
Krishnan, Geethu K. [1 ]
机构：
[1] MEA Engn Coll, Dept Elect & Elect Engn, Perinthalmanna, Malappuram, India
来源：
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT) | 2016年
关键词：
asymmetric cascaded multilevel inverter; harmonics; switching devices; low frequency control; high frequency control; total harmonic distortion; CONVERTERS; NUMBER;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A basic unit configuration which uses very less number of switches for obtaining an asymmetric multilevel inverter is proposed in this paper. Even and odd voltage levels at the output can be achieved by adding a conventional inverter bridge circuit to basic unit. Asymmetric configurations have different value of dc sources, so large number of levels will obtained at the output with reduced number of semiconductor devices, which make control easier with high power quality and lower harmonics. MATLAB Simulink model of a 11-level inverter with fundamental and high frequency control are performed and compared the results and harmonic spectra.
引用
收藏
页码：3129 / 3133
页数：5
相关论文
共 50 条
  • [1] Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Rawa, Muhyaddin
    Wahyudie, Addy
    Chokaev, Bekkhan
    Salamov, Islam
    IEEE ACCESS, 2020, 8 : 201835 - 201846
  • [2] A Three-Phase Reduced Switch Count Multilevel Inverter Topology
    Sivamani, S.
    Mohan, V.
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2022, 2022
  • [3] A New Multilevel Inverter Topology with Reduced Switch Count and Device Stress
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 1032 - 1037
  • [4] A bidirectional diode containing multilevel inverter topology with reduced switch count and driver
    Hosseinpour, Majid
    Seifi, Ali
    Rahimian, Mohmad Mohsen
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (10) : 1766 - 1785
  • [5] New Symmetric Extendable Type Multilevel Inverter Topology With Reduced Switch Count
    Thiyagarajan, V.
    2019 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES 2019), 2019,
  • [6] Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count
    Venkatraman, Thiyagarajan
    Periasamy, Somasundaram
    ACTA POLYTECHNICA HUNGARICA, 2018, 15 (02) : 141 - 167
  • [7] SHEPWM Based New Hybrid Multilevel Inverter Topology with Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Momon, Mudasir Ahmed
    Mustafa, Asif
    2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [8] Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Memon, Mudasir Ahmed
    IEEE ACCESS, 2019, 7 : 24498 - 24510
  • [9] A Review On Multilevel Inverter with Reduced Switch Count
    Vijayaraja, L.
    Kumar, S. Ganesh
    Rivera, M.
    2016 IEEE INTERNATIONAL CONFERENCE ON AUTOMATICA (ICA-ACCA), 2016,
  • [10] Modular symmetric and asymmetric reduced count switch multilevel current source inverter
    Najmi, Ebrahim Seifi
    Ajami, Ali
    IET POWER ELECTRONICS, 2016, 9 (01) : 51 - 61
12345