An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology

被引：0
|
作者：
Mufeeda, M. [1 ]
Krishnan, Geethu K. [1 ]
机构：
[1] MEA Engn Coll, Dept Elect & Elect Engn, Perinthalmanna, Malappuram, India
来源：
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT) | 2016年
关键词：
asymmetric cascaded multilevel inverter; harmonics; switching devices; low frequency control; high frequency control; total harmonic distortion; CONVERTERS; NUMBER;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A basic unit configuration which uses very less number of switches for obtaining an asymmetric multilevel inverter is proposed in this paper. Even and odd voltage levels at the output can be achieved by adding a conventional inverter bridge circuit to basic unit. Asymmetric configurations have different value of dc sources, so large number of levels will obtained at the output with reduced number of semiconductor devices, which make control easier with high power quality and lower harmonics. MATLAB Simulink model of a 11-level inverter with fundamental and high frequency control are performed and compared the results and harmonic spectra.
引用
收藏
页码：3129 / 3133
页数：5
相关论文
共 50 条
  • [21] New Multilevel Inverter Topology with Reduced Component Count
    Salem, Ahmed
    Huynh Van Khang
    Robbersmyr, Kjell G.
    2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [22] Hybrid Multilevel Inverter Topology With Reduced Part Count
    Ali, J. S. M.
    Sandeep, N.
    Vijayakumar, Krishnasamy
    Yaragatti, Udaykumar R.
    Blaabjerg, Frede
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [23] A comprehensive analysis of reduced switch count multilevel inverter
    Kumawat R.K.
    Palwalia D.K.
    Australian Journal of Electrical and Electronics Engineering, 2020, 17 (01): : 13 - 27
  • [24] A Review on Reduced Switch Count Multilevel Inverter Topologies
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    IEEE ACCESS, 2020, 8 : 22281 - 22302
  • [25] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [26] An improved topology of cascaded multilevel inverter with low switch count
    Das B.
    Patra M.
    Chatterjee D.
    Bhattacharya A.
    International Journal of Power Electronics, 2020, 12 (01) : 1 - 29
  • [27] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637
  • [28] New Hybrid Multilevel Inverter Topology with Reduced Switch Count Using Carrier Based Pulse Width Modulation Technique
    Prabaharan, N.
    Fathima, Hina A.
    Palanisamy, K.
    2015 IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2015, : 176 - 180
  • [29] Reduced switch count pulse width modulated multilevel inverter
    Jayabalan, Maalmarugan
    Jeevarathinam, Baskaran
    Sandirasegarane, Thamizharasan
    IET POWER ELECTRONICS, 2017, 10 (01) : 10 - 17
  • [30] Investigation of Single Phase Reduced Switch Count Asymmetric Multilevel Inverter Using Advanced Pulse Width Modulation Technique
    Prabaharan, N.
    Palanisamy, K.
    INTERNATIONAL JOURNAL OF RENEWABLE ENERGY RESEARCH, 2015, 5 (03): : 879 - 890
12345