An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology

被引：0
|
作者：
Mufeeda, M. [1 ]
Krishnan, Geethu K. [1 ]
机构：
[1] MEA Engn Coll, Dept Elect & Elect Engn, Perinthalmanna, Malappuram, India
来源：
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT) | 2016年
关键词：
asymmetric cascaded multilevel inverter; harmonics; switching devices; low frequency control; high frequency control; total harmonic distortion; CONVERTERS; NUMBER;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A basic unit configuration which uses very less number of switches for obtaining an asymmetric multilevel inverter is proposed in this paper. Even and odd voltage levels at the output can be achieved by adding a conventional inverter bridge circuit to basic unit. Asymmetric configurations have different value of dc sources, so large number of levels will obtained at the output with reduced number of semiconductor devices, which make control easier with high power quality and lower harmonics. MATLAB Simulink model of a 11-level inverter with fundamental and high frequency control are performed and compared the results and harmonic spectra.
引用
收藏
页码：3129 / 3133
页数：5
相关论文
共 50 条
  • [41] A Symmetrical Multilevel Inverter Topology with Minimal Switch Count and Total Harmonic Distortion
    Janardhan, Kavali
    Mittal, Arvind
    Ojha, Amit
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (11)
  • [42] A modified circuit for symmetric and asymmetric multilevel inverter with reduced components count
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Chatterjee, Aditi
    Kommukuri, Vinaya Sagar
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2019, 29 (06)
  • [43] A Reduced Switch Count Multilevel Inverter for PV Standalone System using Modified JAYA Algorithm
    Mohanty, Rupali
    Chatterjee, Debasish
    Suman, Swati
    Anand, Mukul
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (02) : 360 - 378
  • [44] Novel symmetric and asymmetric topology of multilevel inverter with reduced number of switches
    Reddy, Kelam Bala Muralidhar
    Pattnaik, Swapnajit
    2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 165 - 170
  • [45] A new three-phase multilevel DC-link inverter topology with reduced switch count for photovoltaic applications
    Anbarasan, P.
    Krishnakumar, V.
    Ramkumar, S.
    Venkatesan, S.
    CIRCUIT WORLD, 2021, 47 (02) : 173 - 183
  • [46] New Simplified Space Vector Modulation for Three Phase Asymmetric Multilevel Inverter with Reduced Switch Count Using One Dimensional Modulator
    Muraly, N.
    Raj, Ajay-D-vimal P.
    Subramaniam, N. P.
    APPEEC 2021: 2021 13TH IEEE PES ASIA PACIFIC POWER & ENERGY ENGINEERING CONFERENCE (APPEEC), 2021,
  • [47] A Single-Phase Reduced Component Count Asymmetrical Multilevel Inverter Topology
    Yeganeh, Mohammad Sadegh Orfi
    Davari, Pooya
    Chub, Andrii
    Mijatovic, Nenad
    Dragicevic, Tomislav
    Blaabjerg, Frede
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (06) : 6780 - 6790
  • [48] A New Cascaded H-Bridge Multilevel Inverter With Reduced Switch Count
    Mamilla, Sreenivasulu
    Anisetty, Suresh Kumar
    Pallavi, M. Rama
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), 2017, : 17 - 22
  • [49] A generalized single-phase cascaded multilevel inverter with reduced switch count
    Ratna Rahul Tupakula
    Electrical Engineering, 2021, 103 : 1115 - 1125
  • [50] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ponraj, Ram Prakash
    Sigamani, Titus
    Subramanian, Vijayalakshmi
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (03) : 1445 - 1455
12345