A Reduced Switch Count Multilevel Inverter for PV Standalone System using Modified JAYA Algorithm

被引:5
|
作者
Mohanty, Rupali [1 ]
Chatterjee, Debasish [1 ]
Suman, Swati [1 ]
Anand, Mukul [1 ]
机构
[1] Jadavpur Univ, Elect Engn Dept, Kolkata, India
关键词
Hybrid MLI topology; total harmonic distortion; optimization; modified JAYA algorithm; modulation index; TOPOLOGY;
D O I
10.1080/00207217.2022.2164073
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a hybrid multilevel inverter (MLI) with reduced switch count, which can generate higher output voltage level with minimum number of DC input sources. The operation of this proposed MLI is carried out with unequal DC sources to achieve the desired output voltage level. The reduced MLI output voltage is set to minimal total harmonic distortion (THD) with the help of modified JAYA (MJAYA) algorithm. A JAYA algorithm with improved steps by adopting an accelerating parameter has been proposed in this research work to obtain a faster convergence of the objective function. The MJAYA algorithm has provided the suitable switching angles for the proposed three-phase 15-level MLI and reduced the output voltage THD to 2.23%, which satisfies the standard set by IEEE-519. To prove the efficiency of this proposed modified algorithm, the comparative analysis is carried out through MATLAB program and Simulink tool using common JAYA and modified particle swarm optimisation algorithms. The performance and productivity of the proposed MLI have been investigated through simulation and experimental setups.
引用
收藏
页码:360 / 378
页数:19
相关论文
共 50 条
  • [1] Modified Five-level Inverter for PV Energy system with Reduced Switch Count
    Bughneda, Ali
    Salem, Mohamed
    Ishak, Dahaman
    Alatai, Salah
    Kamarol, Mohamad
    Ben Hamad, Khlid
    IEACON 2021: 2021 IEEE INDUSTRIAL ELECTRONICS AND APPLICATIONS CONFERENCE (IEACON), 2021, : 103 - 107
  • [2] An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology
    Mufeeda, M.
    Krishnan, Geethu K.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3129 - 3133
  • [3] A Review On Multilevel Inverter with Reduced Switch Count
    Vijayaraja, L.
    Kumar, S. Ganesh
    Rivera, M.
    2016 IEEE INTERNATIONAL CONFERENCE ON AUTOMATICA (ICA-ACCA), 2016,
  • [4] A Single-Phase Multilevel Inverter with Reduced Switch Count for Solar PV Application
    Bughneda, Ali
    Salem, Mohamed
    Ishak, Dahaman
    Alatai, Salah
    Kamarol, Mohamad
    Ben Hamad, Khlid
    5TH IEEE CONFERENCE ON ENERGY CONVERSION 2021 (CENCON 2021), 2021, : 1 - 6
  • [5] Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count
    Venkatraman, Thiyagarajan
    Periasamy, Somasundaram
    ACTA POLYTECHNICA HUNGARICA, 2018, 15 (02) : 141 - 167
  • [6] A Modified Cascaded Multilevel Inverter With Reduced Switch Count Employing Bypass Diodes
    Al-Judi, Arif
    Bierk, Hussain
    Nowicki, Ed
    2009 IEEE VEHICLE POWER AND PROPULSION CONFERENCE, VOLS 1-3, 2009, : 659 - 664
  • [7] A New Multilevel Inverter With Reduced Component Count for a Standalone Solar Energy Conversion System
    Mukundan, C. M. Nirmal
    Al-Durra, Ahmed
    Vineeth, K.
    Jayaprakash, P.
    EL-Fouly, Tarek H. M.
    Zeineldin, Hatem H.
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2024, 60 (02) : 3247 - 3262
  • [8] A comprehensive analysis of reduced switch count multilevel inverter
    Kumawat R.K.
    Palwalia D.K.
    Australian Journal of Electrical and Electronics Engineering, 2020, 17 (01): : 13 - 27
  • [9] A Review on Reduced Switch Count Multilevel Inverter Topologies
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    IEEE ACCESS, 2020, 8 : 22281 - 22302
  • [10] New Reduced Switch Multilevel Inverter for PV Applications
    Abdoli, Hesamodin
    Khorsandi, Amir
    Eskandari, Bahman
    Moghani, Javad Shokrollahi
    2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,