A Reduced Switch Count Multilevel Inverter for PV Standalone System using Modified JAYA Algorithm

被引:5
|
作者
Mohanty, Rupali [1 ]
Chatterjee, Debasish [1 ]
Suman, Swati [1 ]
Anand, Mukul [1 ]
机构
[1] Jadavpur Univ, Elect Engn Dept, Kolkata, India
关键词
Hybrid MLI topology; total harmonic distortion; optimization; modified JAYA algorithm; modulation index; TOPOLOGY;
D O I
10.1080/00207217.2022.2164073
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a hybrid multilevel inverter (MLI) with reduced switch count, which can generate higher output voltage level with minimum number of DC input sources. The operation of this proposed MLI is carried out with unequal DC sources to achieve the desired output voltage level. The reduced MLI output voltage is set to minimal total harmonic distortion (THD) with the help of modified JAYA (MJAYA) algorithm. A JAYA algorithm with improved steps by adopting an accelerating parameter has been proposed in this research work to obtain a faster convergence of the objective function. The MJAYA algorithm has provided the suitable switching angles for the proposed three-phase 15-level MLI and reduced the output voltage THD to 2.23%, which satisfies the standard set by IEEE-519. To prove the efficiency of this proposed modified algorithm, the comparative analysis is carried out through MATLAB program and Simulink tool using common JAYA and modified particle swarm optimisation algorithms. The performance and productivity of the proposed MLI have been investigated through simulation and experimental setups.
引用
收藏
页码:360 / 378
页数:19
相关论文
共 50 条
  • [21] An Asymmetrical Reduced Switch Multilevel Inverter based Grid-connected PV system
    Kumar, Madan Das
    Mishra, Sukumar
    Jana, Karthick Chandra
    Buduma, Parasharamulu
    2020 3RD INTERNATIONAL CONFERENCE ON ENERGY, POWER AND ENVIRONMENT: TOWARDS CLEAN ENERGY TECHNOLOGIES (ICEPE 2020), 2021,
  • [22] Novel PWM Control with Modified PSO-MPPT Algorithm for Reduced Switch MLI Based Standalone PV System
    Panda, Kaibalya Prasad
    Anand, Abhisekh
    Bana, Prabhat Ranjan
    Panda, Gayadhar
    INTERNATIONAL JOURNAL OF EMERGING ELECTRIC POWER SYSTEMS, 2018, 19 (05):
  • [23] Moth flame algorithm-based optimization of a reduced switch multilevel inverter topology suitable for standalone application
    Ibrahim Haruna Shanono
    Nor Rul Hasma Abdullah
    Hamdan Daniyal
    Aisha Muhammad
    Neural Computing and Applications, 2024, 36 : 9437 - 9479
  • [24] Moth flame algorithm-based optimization of a reduced switch multilevel inverter topology suitable for standalone application
    Shanono, Ibrahim Haruna
    Abdullah, Nor Rul Hasma
    Daniyal, Hamdan
    Muhammad, Aisha
    NEURAL COMPUTING & APPLICATIONS, 2024, 36 (16): : 9437 - 9479
  • [25] Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Rawa, Muhyaddin
    Wahyudie, Addy
    Chokaev, Bekkhan
    Salamov, Islam
    IEEE ACCESS, 2020, 8 : 201835 - 201846
  • [26] A Three-Phase Reduced Switch Count Multilevel Inverter Topology
    Sivamani, S.
    Mohan, V.
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2022, 2022
  • [27] Ladder-Switch Based Multilevel Inverter with Reduced Devices Count
    Aalami, Mohammadamin
    Marangalu, Milad Ghavipanjeh
    Zadeh, Saeid Ghassem
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
  • [28] A New Multilevel Inverter Topology with Reduced Switch Count and Device Stress
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 1032 - 1037
  • [29] Performance Investigation of 17 Level Reduced Switch Count Multilevel Inverter
    Manivel, Murugesan
    Subramani, Sivaranjani
    Palani, Lakshmanan
    Tamilselvan, Kesavan
    INTERNATIONAL JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING SYSTEMS, 2024, 15 (07) : 619 - 629
  • [30] A novel cascaded multilevel boost converter fed multilevel inverter with reduced switch count
    Jayasudha, K.
    Vijayalakshmi, S.
    Marimuthu, M.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2374 - 2391