共 50 条
- [2] An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3129 - 3133
- [5] Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress [J]. IEEE ACCESS, 2020, 8 : 201835 - 201846
- [6] A New Multilevel Inverter Topology with Reduced Switch Count and Device Stress [J]. 2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 1032 - 1037
- [7] New Symmetric Extendable Type Multilevel Inverter Topology With Reduced Switch Count [J]. 2019 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES 2019), 2019,
- [9] SHEPWM Based New Hybrid Multilevel Inverter Topology with Reduced Switch Count [J]. 2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
- [10] Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count [J]. IEEE ACCESS, 2019, 7 : 24498 - 24510