A bidirectional diode containing multilevel inverter topology with reduced switch count and driver

被引:25
|
作者
Hosseinpour, Majid [1 ]
Seifi, Ali [1 ]
Rahimian, Mohmad Mohsen [1 ]
机构
[1] Univ Mohaghegh Ardabili, Dept Elect & Comp Engn, Ardebil, Iran
关键词
bidirectional structure; multilevel inverter; reduced cost; reduced switch count; MINIMUM NUMBER; DC SOURCES; VOLTAGE; COMPONENTS; CONVERTER; UNIT;
D O I
10.1002/cta.2810
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a bidirectional diode containing multilevel inverter is introduced to reduce the number of switching elements especially in the case of a high number of output voltage levels. In comparison with classic and recently introduced symmetrical topologies, which are trying to reduce the switch count, this topology has a lower number of semiconductor switches in the same number of output voltage levels. This makes the proposed inverter to be a suitable choice for medium voltage applications like renewable energy applications as well as medium voltage electric drives. Moreover, it can be used in a cascaded configuration for high voltage levels. To depict the performance of the proposed structure, a comprehensive comparison is made between this topology and classic and recently proposed symmetric topologies in terms of switch and gate driver count, power losses, and cost. The performance of the proposed symmetrical 11-level converter is analyzed and simulated in MATLAB/Simulink for both PWM and selective harmonic elimination switching methods. Not only the results are desirable but also the experimental results of laboratory prototype validate the simulation results.
引用
收藏
页码:1766 / 1785
页数:20
相关论文
共 50 条
  • [1] A generalized diode containing bidirectional topology for multilevel inverter with reduced switches and power loss
    Montazer, Babak Hosseini
    Olamaei, Javad
    Hosseinpour, Majid
    Mozafari, Babak
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (09) : 2959 - 2978
  • [2] An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology
    Mufeeda, M.
    Krishnan, Geethu K.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3129 - 3133
  • [3] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637
  • [4] A Three-Phase Reduced Switch Count Multilevel Inverter Topology
    Sivamani, S.
    Mohan, V.
    [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2022, 2022
  • [5] Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Rawa, Muhyaddin
    Wahyudie, Addy
    Chokaev, Bekkhan
    Salamov, Islam
    [J]. IEEE ACCESS, 2020, 8 : 201835 - 201846
  • [6] A New Multilevel Inverter Topology with Reduced Switch Count and Device Stress
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    [J]. 2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 1032 - 1037
  • [7] New Symmetric Extendable Type Multilevel Inverter Topology With Reduced Switch Count
    Thiyagarajan, V.
    [J]. 2019 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES 2019), 2019,
  • [8] Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count
    Venkatraman, Thiyagarajan
    Periasamy, Somasundaram
    [J]. ACTA POLYTECHNICA HUNGARICA, 2018, 15 (02) : 141 - 167
  • [9] SHEPWM Based New Hybrid Multilevel Inverter Topology with Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Momon, Mudasir Ahmed
    Mustafa, Asif
    [J]. 2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [10] Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Memon, Mudasir Ahmed
    [J]. IEEE ACCESS, 2019, 7 : 24498 - 24510