Asymmetrical multilevel inverter topology with low total standing voltage and reduced switches count

被引:30
|
作者
Arif, M. Saad Bin [1 ,3 ]
Sarwer, Zeeshan [1 ]
Siddique, Marif Daula [2 ]
Md. Ayob, Shahrin [3 ]
Iqbal, Atif [2 ]
Mekhilef, Saad [4 ,5 ]
机构
[1] ZH Coll Engn & Technol AMU, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India
[2] Qatar Univ, Dept Elect Engn, Doha 2713, Qatar
[3] Univ Teknol Malaysia, Sch Elect Engn, Fac Engn, Johor Baharu 81310, Malaysia
[4] Univ Malaya, Dept Elect Engn, Power Elect & Renewable Energy Lab, Kuala Lumpur 50603, Malaysia
[5] Swinburne Univ Technol, Sch Software & Elect Engn, Melbourne, Vic 3122, Australia
关键词
asymmetrical multilevel inverter; nearest level control; power loss analysis; total harmonic distortion (THD);
D O I
10.1002/cta.2971
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presented an improved asymmetrical multilevel inverter module with reduced switches count. The basic module is capable of producing 15 level outputs with four dc sources and 10 switches. The proposed topology has an inherent ability to generate negative voltage levels, made it possible to utilize lower rating switches, and has lower total standing voltage. To have more number of levels, a series-connected cascade extension of the module has been done. The three different algorithms for selecting the magnitude of dc sources are proposed. The generalized relations for different parameters are based on the number of added basic units and the number of presented levels for each source selection algorithm. Nearest level control (NLC) is used as the modulation technique. A comparative study shows that the developed topology outperformed other selected existing topologies on many parameters. The performance of the module is evaluated through detailed simulation and power loss analysis. Accuracy of the obtained simulation results is validated through proper experimental testing of the circuit in the laboratory.
引用
收藏
页码:1757 / 1775
页数:19
相关论文
共 50 条
  • [1] Asymmetrical 17-Level Inverter Topology With Reduced Total Standing Voltage and Device Count
    Arif, M. Saad Bin
    Mustafa, Uvais
    Ayob, Shahrin Bin Md
    Rodriguez, Jose
    Nadeem, Abdul
    Abdelrahem, Mohamed
    [J]. IEEE ACCESS, 2021, 9 : 69710 - 69723
  • [2] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    [J]. INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [3] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    [J]. 2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [4] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [5] Asymmetrical eleven-level inverter topology with reduced power semiconductor switches, total standing voltage and cost factor
    Mustafa, Uvais
    Bin Arif, M. Saad
    Kennel, Ralph
    Abdelrahem, Mohamed
    [J]. IET POWER ELECTRONICS, 2022, 15 (05) : 395 - 411
  • [6] Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology With Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Iqbal, Atif
    Tayyab, Mohammad
    Ansari, Mohsin Karim
    [J]. IEEE ACCESS, 2019, 7 : 86374 - 86383
  • [7] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    [J]. IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [8] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637
  • [9] A novel multilevel inverter topology with reduced number of component count and total standing voltage for renewable energy conversion system
    Yarlagadda, Anil Kumar
    Verma, Vimlesh
    [J]. RENEWABLE ENERGY FOCUS, 2022, 43 : 84 - 92
  • [10] An improved asymmetrical multilevel inverter topology with reduced semiconductor device count
    Sarwer, Zeeshan
    Siddique, Marif Daula
    Iqbal, Atif
    Sarwar, Adil
    Mekhilef, Saad
    [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (11)