Noise-aware power optimization for on-chip interconnect

被引：0
|
作者：
Kim, Ki-Wook [1 ]
Jung, Seong-Ook [1 ]
Narayanan, Unni [1 ]
Liu, C.L. [1 ]
Kang, Sung-Mo [1 ]
机构：
[1] Univ of Illinois at Urbana-Champaign, Urbana, United States
来源：
Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers | 2000年
关键词：
Cross-coupling - Cycle-averaged power model;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：108 / 113
相关论文
共 50 条
  • [41] Design optimization for capacitive-resistively driven on-chip global interconnect
    Jiang, Jianfei
    He, Weifeng
    Wei, Jizeng
    Wang, Qin
    Mao, Zhigang
    IEICE ELECTRONICS EXPRESS, 2015, 12 (08): : 1 - 12
  • [42] An Optimization Strategy for Low Energy and High Performance for the On-chip Interconnect Signalling
    Chen, Ge
    Nooshabadi, Saeid
    Duvall, Steven
    ISLPED 09, 2009, : 287 - 290
  • [43] Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization
    Moreinis, M
    Morgenshtein, A
    Wagner, IA
    Kolodny, A
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 125 - 128
  • [44] Noise-Aware Optimization for Mobile Crowdsensing-Based Travel Time Estimation
    Guo, Xiaoyu
    Xing, Weiwei
    Fang, Jun
    Chen, Jia
    Chen, Xi
    Gao, Ruipeng
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2024, 73 (03) : 4067 - 4080
  • [45] A noise-aware feature selection approach for classification
    Sabzekar, Mostafa
    Aydin, Zafer
    SOFT COMPUTING, 2021, 25 (08) : 6391 - 6400
  • [46] A Noise-aware Enhancement Method for Underexposed Images
    Chien, Chien-Cheng
    Kinoshita, Yuma
    Kiya, Hitoshi
    2019 4TH IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - ASIA (IEEE ICCE-ASIA 2019), 2019, : 131 - 134
  • [47] Twisted differential on-chip interconnect architecture for inductive/capacitive crosstalk noise cancellation
    Hatirnaz, I
    Leblebici, Y
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 93 - 96
  • [48] Hybrid interconnect network for on-chip low-power clock distribution
    Ding, Q.
    Mak, T.
    ELECTRONICS LETTERS, 2019, 55 (05) : 244 - 245
  • [49] Spatio-temporal coding to improve speed and noise tolerance of on-chip interconnect
    Pillement, Sebastien
    Sentieys, Olivier
    Philippe, Jean-Marc
    MICROELECTRONICS JOURNAL, 2010, 41 (08) : 480 - 486
  • [50] On-chip cross talk noise model for deep-submicrometer ULSI interconnect
    Nakagawa, SO
    Sylvester, DM
    McBride, JG
    Oh, SY
    HEWLETT-PACKARD JOURNAL, 1998, 49 (03): : 39 - 45
12345