Noise-aware power optimization for on-chip interconnect

被引：0
|
作者：
Kim, Ki-Wook [1 ]
Jung, Seong-Ook [1 ]
Narayanan, Unni [1 ]
Liu, C.L. [1 ]
Kang, Sung-Mo [1 ]
机构：
[1] Univ of Illinois at Urbana-Champaign, Urbana, United States
来源：
Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers | 2000年
关键词：
Cross-coupling - Cycle-averaged power model;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：108 / 113
相关论文
共 50 条
  • [31] Dynamic Directories: A Mechanism for Reducing On-Chip Interconnect Power in Multicores
    Das, Abhishek
    Schuchhardt, Matt
    Hardavellas, Nikos
    Memik, Gokhan
    Choudhary, Alok
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 479 - 484
  • [32] Power and performance comparison of crossbars and buses as on-chip interconnect structures
    Pennsylvania State Univ, University Park, United States
    Conf Rec Asilomar Conf Signals Syst Comput, (378-383):
  • [33] Noise-Aware Quantum Amplitude Estimation
    Herbert, Steven
    Williams, Ifan
    Guichard, Roland
    Ng, Darren
    IEEE TRANSACTIONS ON QUANTUM ENGINEERING, 2024, 5
  • [34] NaPer: A TSV Noise-Aware Placer
    Lee, Yu-Min
    Pan, Kuan-Te
    Chen, Chun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1703 - 1713
  • [35] Thermally Aware Modeling and Performance Analysis of MLGNR as On-Chip VLSI Interconnect Material
    Sharma, Himanshu
    Sandha, Karmjit Singh
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (08) : 4902 - 4912
  • [36] Thermal Aware Design Method for VCSEL-based On-Chip Optical Interconnect
    Li, Hui
    Fourmigue, Alain
    Le Beux, Sebastien
    Letartre, Xavier
    O'Connor, Ian
    Nicolescu, Gabriela
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1120 - 1125
  • [37] Thermally Aware Modeling and Performance Analysis of MLGNR as On-Chip VLSI Interconnect Material
    Himanshu Sharma
    Karmjit Singh Sandha
    Journal of Electronic Materials, 2019, 48 : 4902 - 4912
  • [38] Fast and Noise-Aware Power-Up for On-Die Power Gated Domains
    Sofer, Sergey
    Tzytkin, Dov
    Neiman, Valery
    Melamed-Kohen, Eyal
    IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [39] Scaling trends of on-chip power distribution noise
    Mezhiba, AV
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (04) : 386 - 394
  • [40] POMR: A power-aware interconnect optimization methodology
    Youssef, A
    Anis, M
    Elmasry, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 297 - 307
12345