Hybrid fault simulation for synchronous sequential circuits

被引：0
|
作者：
Becker, Bernd [1 ]
Keim, Martin [1 ]
Krieger, Rolf [2 ]
机构：
[1] Institute of Computer Science, Albert-Ludwigs-University Freiburg, Am Flughafen 17, 79106 Freiburg im Breisgau, Germany
[2] Fachhochschule Trier, Campus Birkenfeld, University of Applied Sciences, PO Box 13 80, 55761 Birkenfeld, Germany
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1999年 / 15卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：219 / 238
相关论文
共 50 条
  • [41] EXTEST: A method to extend test sequences of synchronous sequential circuits to increase the fault coverage
    Pomeranz, I
    Reddy, SM
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 329 - 335
  • [42] Alignability equivalence of synchronous sequential circuits
    Rosenmann, A
    Hanna, Z
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 111 - 114
  • [43] Initializability analysis of synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 249 - 264
  • [44] DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS
    SAWIN, DH
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 567 - 570
  • [45] HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
    SERVIT, M
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 305 - 310
  • [46] FEEDBACK IN SYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
    FRIEDMAN, AD
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (03): : 354 - +
  • [47] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136
  • [48] Double-single stuck-at faults: A delay fault model for synchronous sequential circuits
    School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, United States
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (426-432):
  • [49] Double-Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 426 - 432
  • [50] On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
    Keller, KJ
    Takahashi, H
    Saluja, KK
    Takamatsu, Y
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 568 - 577
12345