Hybrid fault simulation for synchronous sequential circuits

被引：0
|
作者：
Becker, Bernd [1 ]
Keim, Martin [1 ]
Krieger, Rolf [2 ]
机构：
[1] Institute of Computer Science, Albert-Ludwigs-University Freiburg, Am Flughafen 17, 79106 Freiburg im Breisgau, Germany
[2] Fachhochschule Trier, Campus Birkenfeld, University of Applied Sciences, PO Box 13 80, 55761 Birkenfeld, Germany
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1999年 / 15卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：219 / 238
相关论文
共 50 条
  • [31] SCINDY: Logic crosstalk delay fault simulation in sequential circuits
    Phadoongsidhi, M
    Saluja, KK
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 820 - 823
  • [32] A two-phase fault simulation scheme for sequential circuits
    Wu, WC
    Lee, CL
    Chen, JE
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 1998, 14 (03) : 669 - 686
  • [33] Diagnosing crosstalk faults in sequential circuits using fault simulation
    Takahashi, H
    Phadoongsidhi, M
    Higami, Y
    Saluja, KK
    Takamatsu, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (10): : 1515 - 1525
  • [34] DISTRIBUTED FAULT SIMULATION FOR SEQUENTIAL-CIRCUITS BY PATTERN PARTITIONING
    WU, WC
    LEE, CL
    CHEN, JE
    LIN, WY
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 287 - 292
  • [35] Parallel Critical Path Tracing Fault Simulation in Sequential Circuits
    Kousaar, Jaak
    Ubar, Raimund
    Kostin, Sergei
    Devadze, Sergei
    Raik, Jaan
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 305 - 310
  • [36] A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits
    Takahashi, H
    Keller, KJ
    Le, KT
    Saluja, KK
    Takamatsu, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 252 - 263
  • [37] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION
    CHO, K
    BRYANT, RE
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
  • [38] FAULT-DIAGNOSIS IN SYNCHRONOUS SEQUENTIAL-CIRCUITS BASED ON AN EFFECT CAUSE ANALYSIS
    ABRAMOVICI, M
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (12) : 1165 - 1172
  • [39] Fault simulation techniques to reduce IDDQ measurement vectors for sequential circuits
    Higami, Yoshinobu
    Takamatsu, Yuzo
    Saluja, Kewal K.
    Kinoshita, Kozo
    Proceedings of the Asian Test Symposium, 1999, : 141 - 146
  • [40] Fault-simulation based design error diagnosis for sequential circuits
    Huang, SY
    Cheng, KT
    Chen, KC
    Lu, JYJ
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 632 - 637
12345