Hybrid fault simulation for synchronous sequential circuits

被引：0
|
作者：
Becker, Bernd [1 ]
Keim, Martin [1 ]
Krieger, Rolf [2 ]
机构：
[1] Institute of Computer Science, Albert-Ludwigs-University Freiburg, Am Flughafen 17, 79106 Freiburg im Breisgau, Germany
[2] Fachhochschule Trier, Campus Birkenfeld, University of Applied Sciences, PO Box 13 80, 55761 Birkenfeld, Germany
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1999年 / 15卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：219 / 238
相关论文
共 50 条
  • [21] Small Delay Fault Simulation for Sequential Circuits
    Liu, Li
    Kuang, Jishun
    Li, Huawei
    IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 63 - +
  • [22] Statistical delay fault coverage estimation for synchronous sequential circuits
    Intel Corp, Folsom, United States
    J Electron Test Theory Appl JETTA, 3 (239-254):
  • [23] FPGA-based fault emulation of synchronous sequential circuits
    Ellervee, P.
    Raik, J.
    Tammenaee, K.
    Ubar, R.-J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (02): : 70 - 76
  • [24] DELAY-FAULT PROPAGATION IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
    CAVALLERA, P
    GIRARD, P
    LANDRAULT, C
    PRAVOSSOUDOVITCH, S
    ELECTRONICS LETTERS, 1994, 30 (10) : 765 - 767
  • [25] Statistical delay fault coverage estimation for synchronous sequential circuits
    Pappu, L
    Bushnell, ML
    Agrawal, VD
    Mandyam-Komar, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 239 - 254
  • [26] HOPE: An efficient parallel fault simulator for synchronous sequential circuits
    Lee, HK
    Ha, DS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (09) : 1048 - 1058
  • [27] Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits
    Lakshminarayana Pappu
    Michael L. Bushnell
    Vishwani D. Agrawal
    Srinivas Mandyam-Komar
    Journal of Electronic Testing, 1998, 12 : 239 - 254
  • [28] A concurrent fault simulation for crosstalk faults in sequential circuits
    Phadoongsidhi, M
    Le, KT
    Saluja, KK
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 182 - 187
  • [29] Diagnostic simulation of sequential circuits using fault sampling
    Venkataraman, S
    Fuchs, WK
    Patel, JH
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 476 - 481
  • [30] Theorems for efficient identification of indistinguishable fault pairs in synchronous sequential circuits
    Amyeen, ME
    Pomeranz, I
    Fuchs, WK
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 181 - 188
12345