Investigation of sensitivity of two-dimensional integrated magnetic sensor fabricated in sub-micron CMOS process

被引:2
|
作者
Kimura T. [1 ]
Furuya H. [2 ]
Masuzawa T. [1 ]
机构
[1] Faculty of Engineering, Ibaraki University, Hitachi-shi, Ibaraki 316-8511, 4-12-1, Nakanarusawa-cho
[2] Graduate School of Science and Engineering, Ibaraki University, Hitachi-shi, Ibaraki 316-8511, 4-12-1, Nakanarusawa-cho
关键词
D O I
10.3169/itej.65.364
中图分类号
学科分类号
摘要
To realize a high-resolution two-dimensional integrated magnetic sensor, the process rule was changed from 0.35 to 0.18 /im. The fabricated magnetic sensor was an n-type Hall sensor that uses an inversion layer under the gate oxide of the MOSFET. The decided sensor area size was 6.6 × 6.6νm 2. The Hall sensors were arrayed in 32×32 pixels. The average sensitivity of the fabricated magnetic sensors was 34.6mV/(mAT), and this value was the same as that of fabricated magnetic sensors in the 0.35μm standard CMOS process. No degradation of sensitivity was introduced to a magnetic sensor fabricated in 0.18 μm process rule. From the result of two-dimensional integrated magnetic sensor, two-dimensional magnetic flux distribution was successfully measured from the 1-mm diameter Nd-Fe-B rare-earth permanent magnet. By changing the position of the probe that measures Hall voltage, the sensitivity of magnetic sensors was increased by 17%.
引用
收藏
页码:364 / 366
页数:2
相关论文
共 50 条
  • [1] LITHOGRAPHY FOR A SUB-MICRON CMOS PROCESS
    POPPERT, P
    NOVAK, S
    WRIGHT, P
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1985, 538 : 46 - 50
  • [2] Size-Reduced Two-Dimensional Integrated Magnetic Sensor Fabricated in 0.18-μm CMOS Process
    Kimura, Takayuki
    Uno, Kazuya
    Masuzawa, Toru
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2015, 10 (03) : 345 - 349
  • [3] Sub-Micron Two-Dimensional Displacement Sensor Based on a Multi-Core Fiber
    Zhu, Kexin
    Ren, Shijie
    Li, Xiangdong
    Liu, Yuanzhen
    Li, Jiaxin
    Zhang, Liqiang
    Wang, Minghong
    PHOTONICS, 2024, 11 (11)
  • [4] A SUB-MICRON CMOS SOS PROCESS FOR VLSI
    MADDOX, R
    CASEY, N
    SALLEE, C
    KINOSHITA, F
    IMERSON, R
    WHITCOMB, G
    SOLID STATE TECHNOLOGY, 1982, 25 (04) : 240 - 246
  • [5] Library building for sub-micron CMOS process
    Kai, Z
    Wang, DH
    Li, YG
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1369 - 1372
  • [6] Two-dimensional subthreshold analysis of sub-micron GaN MESFET
    Kabra, Sneha
    Kaur, Harsupreet
    Haldar, Subhasis
    Gupta, Mridula
    Gupta, R. S.
    MICROELECTRONICS JOURNAL, 2007, 38 (4-5) : 547 - 555
  • [7] A SUB-MICRON CMOS PROCESS EMPLOYING TRENCH ISOLATION
    ROBERTS, MC
    BOLBOT, PH
    FOSTER, DJ
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 533 - 536
  • [8] Height/width aspect ratio controllable two-dimensional sub-micron arrays fabricated with two-photon photopolymerization
    Jia, BH
    Gan, XS
    Gu, M
    OPTIK, 2004, 115 (08): : 358 - 362
  • [9] MODELING OF PROCESS SENSITIVITY OF SUB-MICRON SILICON MOSFETS
    WILSON, CL
    ROITMAN, P
    MARCHIANDO, JF
    BLUE, JL
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (08) : C318 - C318
  • [10] Investigation on metal pillar defect in sub-micron CMOS technology
    You, Young Seon
    Kim, Nam Sung
    Yew, Wong Wing
    Ho, Eng Keong
    Chua, Chun Peng
    Lee, Yang Bum
    Se, Kwang Leong
    Son, Dong Ju
    Shukla, Dhruva
    Mukhopadhyay, M.
    Pey, Kin San
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 443 - 446