共 50 条
- [1] LITHOGRAPHY FOR A SUB-MICRON CMOS PROCESS PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1985, 538 : 46 - 50
- [5] Library building for sub-micron CMOS process 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1369 - 1372
- [7] A SUB-MICRON CMOS PROCESS EMPLOYING TRENCH ISOLATION JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 533 - 536
- [8] Height/width aspect ratio controllable two-dimensional sub-micron arrays fabricated with two-photon photopolymerization OPTIK, 2004, 115 (08): : 358 - 362
- [10] Investigation on metal pillar defect in sub-micron CMOS technology ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 443 - 446