共 50 条
- [2] LITHOGRAPHY FOR A SUB-MICRON CMOS PROCESS [J]. PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1985, 538 : 46 - 50
- [3] Library building for sub-micron CMOS process [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1369 - 1372
- [4] A SUB-MICRON CMOS PROCESS EMPLOYING TRENCH ISOLATION [J]. JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 533 - 536
- [5] INTERCONNECTIONS - THE KEY TO SUB-MICRON VLSI [J]. ELECTRONIC ENGINEERING, 1988, 60 (734): : 53 - 55
- [6] MICRON AND SUB-MICRON LITHOGRAPHY FOR VLSI DEVICE FABRICATION [J]. SCANNING ELECTRON MICROSCOPY, 1981, : 343 - 350
- [7] Process factors in the reduction of output conductance in sub-micron CMOS [J]. NSTI NANOTECH 2004, VOL 1, TECHNICAL PROCEEDINGS, 2004, : 477 - 480
- [8] EQUIPMENT REQUIREMENTS FOR SUB-MICRON VLSI PRODUCTION [J]. SOLID STATE TECHNOLOGY, 1984, 27 (08) : 155 - 159
- [10] Crosstalk estimation in deep sub-micron VLSI [J]. 2004 4th INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2004, : 891 - 894