Investigation of sensitivity of two-dimensional integrated magnetic sensor fabricated in sub-micron CMOS process

被引:2
|
作者
Kimura T. [1 ]
Furuya H. [2 ]
Masuzawa T. [1 ]
机构
[1] Faculty of Engineering, Ibaraki University, Hitachi-shi, Ibaraki 316-8511, 4-12-1, Nakanarusawa-cho
[2] Graduate School of Science and Engineering, Ibaraki University, Hitachi-shi, Ibaraki 316-8511, 4-12-1, Nakanarusawa-cho
关键词
D O I
10.3169/itej.65.364
中图分类号
学科分类号
摘要
To realize a high-resolution two-dimensional integrated magnetic sensor, the process rule was changed from 0.35 to 0.18 /im. The fabricated magnetic sensor was an n-type Hall sensor that uses an inversion layer under the gate oxide of the MOSFET. The decided sensor area size was 6.6 × 6.6νm 2. The Hall sensors were arrayed in 32×32 pixels. The average sensitivity of the fabricated magnetic sensors was 34.6mV/(mAT), and this value was the same as that of fabricated magnetic sensors in the 0.35μm standard CMOS process. No degradation of sensitivity was introduced to a magnetic sensor fabricated in 0.18 μm process rule. From the result of two-dimensional integrated magnetic sensor, two-dimensional magnetic flux distribution was successfully measured from the 1-mm diameter Nd-Fe-B rare-earth permanent magnet. By changing the position of the probe that measures Hall voltage, the sensitivity of magnetic sensors was increased by 17%.
引用
收藏
页码:364 / 366
页数:2
相关论文
共 50 条
  • [21] Sub-micron resolution three dimensional structure writing using two photon absorption process
    Chowdhury, Zahidur R.
    Fedosejevs, Robert
    PHOTONICS NORTH 2006, PTS 1 AND 2, 2006, 6343
  • [22] Process Compensation Loops for High Speed Ring Oscillators in Sub-Micron CMOS
    Zhang, Xuan
    Mukadam, Mustansir Y.
    Mukhopadhyay, Ishita
    Apsel, Alyssa B.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (01) : 59 - 70
  • [23] A modular process for integrating thick polysilicon MEMS devices with sub-micron CMOS
    Yasaitis, J
    Judy, M
    Brosnihan, T
    Garone, P
    Pokrovskiy, N
    Sniderman, D
    Limb, S
    Howe, R
    Boser, B
    Palaniapan, M
    Jiang, XS
    Bhave, S
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 145 - 154
  • [24] Air-gap guard ring for pixel sensitivity and crosstalk improvement in deep sub-micron CMOS image sensor
    Yaung, DN
    Wuu, SG
    Chien, HC
    Hsu, TH
    Tseng, CH
    Lin, JS
    Chen, JJ
    Lo, CH
    Yu, CY
    Tsai, CS
    Wang, CS
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 401 - 404
  • [25] Sensitivity enhancement beyond the wavelength limit in a novel sub-micron displacement sensor
    Baker, Chams
    Chen, Liang
    Bao, Xiaoyi
    OPTICS EXPRESS, 2015, 23 (14): : 17838 - 17844
  • [26] Advanced Color Filter Isolation Technology for Sub-Micron Pixel of CMOS Image Sensor
    Bak, Hojin
    Lee, Horyeong
    Kim, Won-Jin
    Choi, Inho
    Kim, Hanjun
    Kim, Dongha
    Lee, Hanseung
    Han, Sukman
    Lee, Kyoung-In
    Do, Youngwoong
    Cho, Minsu
    Baek, Moung-Seok
    Kim, Kyungdo
    Park, Wonje
    Kang, Seong-Hun
    Hong, Sung-Joo
    Oh, Hoon-Sang
    Song, Changrock
    2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [27] Design and test of a two-dimensional integrated flow sensor by CMOS technology
    Key Laboratory of MEMS, Southeast University, Nanjing 210096, China
    Guti Dianzixue Yanjiu Yu Jinzhan, 2006, 1 (96-99+110):
  • [28] Investigation of the III-V oxidation process for the fabrication of sub-micron three dimensional photonic devices
    Swaminathan, Kierthi
    Murakowski, Janusz
    Schuetz, Chris
    Schneider, Garrett J.
    Citla, Bhargav S.
    Prather, Dennis W.
    MICROMACHING TECHNOLOGY FOR MICRO-OPTICS AND NANO-OPTICS IV, 2006, 6110
  • [29] Fabrication of two-dimensional magnetic arrays using CMOS process
    Nam, W. C.
    Kim, J. B.
    Seo, M. S.
    Eom, T. W.
    Lee, S. J.
    Lee, Y. P.
    CURRENT APPLIED PHYSICS, 2009, 9 (02) : E193 - E196
  • [30] Yield-limiting NMOSFET gate depletion in a deep sub-micron CMOS process
    Karnett, M
    Qian, S
    Mitchell, T
    Subramaniam, V
    Sur, H
    Haby, B
    Brugge, H
    CHALLENGES IN PROCESS INTEGRATION AND DEVICE TECHNOLOGY, 2000, 4181 : 191 - 199