Design of a low power DSP with distributed and early clock gating

被引：0
|
作者：
Wang, Bing [1 ]
Wang, Qin [1 ]
Peng, Rui-Hua [1 ]
Fu, Yu-Zhuo [1 ]
机构：
[1] School of Microelectronics, Shanghai Jiaotong Univ., Shanghai 200030, China
来源：
Journal of Shanghai Jiaotong University (Science) | 2007年 / 12 E卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：610 / 617
相关论文
共 50 条
  • [21] Implementation of a High Speed Low power DSP Co-Processor based on Clock gating and Vedic Mathematics
    Vaidya, Rashmi S.
    Ingale, Vaibhav A.
    Phad, Amol
    Shingare, Pratibha
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 836 - 839
  • [22] Design of a Low-Power ALU and Synchronous Counter Using Clock Gating Technique
    Kandasamy, Nehru
    Telagam, Nagarjuna
    Devisupraja, Chinthada
    PROGRESS IN ADVANCED COMPUTING AND INTELLIGENT ENGINEERING, VOL 2, 2018, 564 : 511 - 518
  • [23] Low Power Compression Utilizing Clock-Gating
    Rajski, Janusz
    Moghaddam, Elham K.
    Reddy, Sudhakar M.
    2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
  • [24] Design of Low Power Shift Register Using Activity-Driven Optimized Clock Gating and Run-Time Power Gating
    Aditya, K. V. S. S.
    Kotaru, Bharath Balaji
    Naik, B. Balaji
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [25] The Merged Clock Gating Architecture For Low Power Digital Clock Application On FPGA
    Minh Huan Vo
    2018 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2018, : 282 - 286
  • [26] Timing-Aware Clock Gating of Pulsed-Latch Circuits for Low Power Design
    Yang, Zong-Han
    Ho, Tsung-Yi
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [27] Timing-Aware Clock Gating of Pulsed-Latch Circuits for Low Power Design
    Yang, Zong-Han
    Ho, Tsung-Yi
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [28] A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers
    Giustolisi, Gianluca
    Mita, Rosario
    Palumbo, Gaetano
    Scotti, Giuseppe
    IEEE ACCESS, 2022, 10 : 99702 - 99708
  • [29] Enabling Concurrent Clock and Power Gating in an Industrial Design Flow
    Bolzani, Leticia
    Calimera, Andrea
    Macii, Alberto
    Macii, Enrico
    Poncino, Massimo
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 334 - 339
  • [30] Distributed Clock Gating for Power Reduction of a Programmable Waveform Generator for Neural Stimulation
    Noorsal, Emilia
    Sooksood, Kriangkrai
    Bihr, Ulrich
    Becker, Joachim
    Ortmanns, Maurits
    2012 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2012, : 3878 - 3881
12345