Design of a low power DSP with distributed and early clock gating

被引：0
|
作者：
Wang, Bing [1 ]
Wang, Qin [1 ]
Peng, Rui-Hua [1 ]
Fu, Yu-Zhuo [1 ]
机构：
[1] School of Microelectronics, Shanghai Jiaotong Univ., Shanghai 200030, China
来源：
Journal of Shanghai Jiaotong University (Science) | 2007年 / 12 E卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：610 / 617
相关论文
共 50 条
  • [11] Module binding for low power clock gating
    Cheng, Chun-Hua
    Huang, Shih-Hsu
    Tu, Wen-Pin
    IEICE ELECTRONICS EXPRESS, 2008, 5 (18): : 762 - 768
  • [12] Clock-gating and its application to low power design of sequential circuits
    Wu, Q
    Pedram, M
    Wu, XW
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2000, 47 (03) : 415 - 420
  • [13] Adaptive clock gating technique for low power IP core design in SoC
    Chang, Xiao-Tao
    Zhang, Ming-Ming
    Zhang, Zhi-Min
    Han, Yin-He
    Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (05): : 823 - 830
  • [14] DCG: Deterministic clock-gating for low-power microprocessor design
    Li, H
    Bhunia, S
    Chen, YR
    Roy, K
    Vijaykumar, TN
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (03) : 245 - 254
  • [15] Adaptive clock gating technique for low power IP core in SoC design
    Chang, Xiaotao
    Zhang, Mingming
    Zhang, Ge
    Zhang, Zhimin
    Wang, Jun
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2120 - 2123
  • [16] Low power sequential circuit design by using priority encoding and clock gating
    Wu, XW
    Pedram, M
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 143 - 148
  • [17] Clock-gating and its application to low power design of sequential circuits
    Wu, Q
    Pedram, M
    Wu, XW
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 479 - 482
  • [18] Low Power Input/Output Port Design Using Clock Gating Technique
    Yang, Hyeon-Mi
    Kim, Sea-Ho
    Park, Keun-Sik
    Kim, Hi-Seok
    RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 63 - +
  • [19] Power Efficient Data Retention Logic Design in the Integration of Power Gating and Clock Gating
    Li, Li
    Choi, Ken
    Lee, Ho Joon
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [20] Dual-encoding BIST Design with Low Power Consumption Based on Clock Gating
    Tan, Enmin
    Liu, Jianjun
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1334 - 1337
12345