Design of a low power DSP with distributed and early clock gating

被引：0
|
作者：
Wang, Bing [1 ]
Wang, Qin [1 ]
Peng, Rui-Hua [1 ]
Fu, Yu-Zhuo [1 ]
机构：
[1] School of Microelectronics, Shanghai Jiaotong Univ., Shanghai 200030, China
来源：
Journal of Shanghai Jiaotong University (Science) | 2007年 / 12 E卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：610 / 617
相关论文
共 50 条
  • [31] Reconfigurable Design with Clock Gating
    Osborne, W. G.
    Luk, W.
    Coutinho, J. G. F.
    Mencer, O.
    2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2008, : 187 - 194
  • [32] Automatic Register Transfer Level CAD Tool Design for Advanced Clock Gating and Low Power Schemes
    Zhang, Yunlong
    Tong, Qiang
    Li, Li
    Wang, Wei
    Choi, Ken
    Jang, JongEun
    Jung, Hyobin
    Ahn, Si-Young
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 21 - 24
  • [33] Integration of Clock Gating and Power Gating in Digital Circuits
    Rachel, Agnes Shiny N.
    Fahimunnisha, B.
    Akilandeswari, S.
    Venula, Joyes S.
    2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 704 - 707
  • [34] Low Power Logic Obfuscation Through System Level Clock Gating
    Xing, Daniel
    Liu, Yuntao
    Srivastava, Ankur
    2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [35] Selective Clock-Gating for Low-Power Synchronous Counters
    Parra, Pilar
    Acosta, Antonio J.
    Jimenez, Raul
    Valencia, Manuel
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (01) : 11 - 19
  • [36] Clock-gating approach to low power domino circuit synthesis
    1600, Acta Press (36):
  • [37] Performance Analysis and Implementation of Clock gating techniques for Low power applications
    Anand, N.
    Joseph, George
    Oommen, Suwin Sam
    2014 INTERNATIONAL CONFERENCE ON SCIENCE ENGINEERING AND MANAGEMENT RESEARCH (ICSEMR), 2014,
  • [38] Low-power flip-flops with reliable clock gating
    Strollo, AGM
    Napoli, E
    De Caro, D
    MICROELECTRONICS JOURNAL, 2001, 32 (01) : 21 - 28
  • [39] SAT based Low Power Scheduling and Module Binding with Clock Gating
    Chandrakar, Khushbu
    Mishra, Shashank
    Roy, Suchismita
    2015 THIRD INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION, CONTROL AND INFORMATION TECHNOLOGY (C3IT), 2015,
  • [40] A Low Power Hybrid Clock Gating Technique for High Frequency Applications
    Verma, Priyanka
    Selvakumar, J.
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
12345