Design of a low power DSP with distributed and early clock gating

被引：0
|
作者：
Wang, Bing [1 ]
Wang, Qin [1 ]
Peng, Rui-Hua [1 ]
Fu, Yu-Zhuo [1 ]
机构：
[1] School of Microelectronics, Shanghai Jiaotong Univ., Shanghai 200030, China
来源：
Journal of Shanghai Jiaotong University (Science) | 2007年 / 12 E卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：610 / 617
相关论文
共 50 条
  • [41] Low-power dual-supply clock networks with clock gating and frequency doubling
    Lee, Hoi-Jin
    Kim, Jong-Woo
    Han, Tae Hee
    Son, Jae Cheol
    Kong, Jeong-Taek
    Kong, Bai-Sun
    IEICE ELECTRONICS EXPRESS, 2012, 9 (06): : 502 - 508
  • [42] Low-Power FSM Synthesis Based on Automated Power and Clock Gating Technique
    Nag, Abhishek
    Das, Subhajit
    Pradhan, Sambhu Nath
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (05)
  • [43] Dynamic power reduction through clock gating technique for low power memory applications
    Srivatsava, G. S. R.
    Singh, Pooran
    Gaggar, Siddharth
    Vishvakarma, Santosh Kumar
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
  • [44] Power minimization by clock root gating
    Qi, W
    Roy, S
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 249 - 254
  • [45] Power Reduction by Clock Gating Technique
    Srinivasan, Nandita
    Prakash, Navamitha. S.
    Shalakha, D.
    Sivaranjani, D.
    Lakshmi, Swetha Sri G.
    Sundari, B. Bala Tripura
    SMART GRID TECHNOLOGIES (ICSGT- 2015), 2015, 21 : 631 - 635
  • [46] Clock and power gating with timing closure
    Mukherjee, A
    Marek-Sadowska, M
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (03): : 32 - 39
  • [47] Power minimization by clock root gating
    ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [48] Low Power CMOS Design Technique for Power Switches Gating
    Rahman, Azizur
    Kuriakose, Eldhose
    Rajasekar, B.
    RESEARCH JOURNAL OF PHARMACEUTICAL BIOLOGICAL AND CHEMICAL SCIENCES, 2016, 7 (04): : 222 - 230
  • [49] A Survey on Power Gating Techniques in Low Power VLSI Design
    Srikanth, G.
    Bhaskara, Bhanu M.
    Rani, M. Asha
    INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 3, INDIA 2016, 2016, 435 : 297 - 307
  • [50] Low power design for DSP: Methodologies and techniques
    Arslan, T
    Erdogan, AT
    Horrocks, DH
    MICROELECTRONICS JOURNAL, 1996, 27 (08) : 731 - 744
12345