Design of a low power DSP with distributed and early clock gating

被引：0
|
作者：
Wang, Bing [1 ]
Wang, Qin [1 ]
Peng, Rui-Hua [1 ]
Fu, Yu-Zhuo [1 ]
机构：
[1] School of Microelectronics, Shanghai Jiaotong Univ., Shanghai 200030, China
来源：
Journal of Shanghai Jiaotong University (Science) | 2007年 / 12 E卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：610 / 617
相关论文
共 50 条
  • [1] Design of a Low Power DSP with Distributed and Early Clock Gating
    王兵
    王琴
    彭瑞华
    付宇卓
    Journal of Shanghai Jiaotong University, 2007, (05) : 610 - 617
  • [2] Low-power implementations of DSP through operand isolation and clock gating
    Chao, Jun
    Zhao, Yixin
    Wang, Zhijun
    Mai, Songping
    Zhang, Chun
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 229 - 232
  • [3] Low Power Design of Johnson Counter Using Clock Gating
    Ismail, Sani Md.
    Rahman, A. B. M. Saadmaan
    Islam, Farha Tamanna
    2012 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2012, : 510 - 517
  • [4] Low power network processor design using clock gating
    Luo, Y
    Yu, J
    Yang, J
    Bhuyan, L
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 712 - 715
  • [5] A clock-gating method for low-power LSI design
    Kitahara, T
    Minami, F
    Ueda, T
    Usami, K
    Nishio, S
    Murakata, M
    Mitsuhashi, T
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 307 - 312
  • [6] Implementation of Clock-Gating Technology in Low Power IC Design
    Gao, Shen
    Chen, Qiliang
    Bi, Bo
    2011 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND INFORMATION TECHNOLOGY (ICCCIT 2011), 2011, : 165 - 168
  • [7] COMPARITIVE ANALYSIS OF VARIOUS LOW POWER CLOCK GATING DESIGN FOR ALU
    Raja, L.
    Thanushkodi, K.
    Hemalatha, T.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [8] New Activity-Driven Clock Tree Design Methodology for Low Power Clock Gating
    Lin, Chen-Hsien
    Huang, Shih-Hsu
    Jian, Jia-Hong
    Chen, Xin-Jia
    2017 6TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2017,
  • [9] Low Power Sorters Using Clock Gating
    Preethi
    Mohan, K. G.
    Kumar, Sudeendra K.
    Mahapatra, K. K.
    2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 6 - 11
  • [10] Low Power Clock Gating for Shift Register
    Sohn, Ki-Sung
    Han, Da-In
    Baek, Ki-Ju
    Kim, Nam-Soo
    Kim, Yeong-Seuk
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (08) : 1447 - 1448
12345