Sub‑5 nm Gate-All-Around InP Nanowire Transistors toward High-Performance Devices

被引：0
|
作者：
Quhe, Ruge [1 ]
Ang, Yee Sin [2 ]
Lu, Jing [3 ,4 ,5 ,6 ,7 ]
Xu, Linqiang [2 ,3 ]
Xu, Lianqiang [8 ]
Li, Qiuhui [3 ]
Fang, Shibo [3 ]
Li, Ying [3 ]
Guo, Ying [9 ]
Wang, Aili [10 ,11 ]
机构：
[1] State Key Laboratory of Information Photonics and Optical Communications, School of Science, Beijing University of Posts and Telecommunications, Beijing,100876, China
[2] Science, Mathematics and Technology, Singapore University of Technology and Design (SUTD), Singapore,487372, Singapore
[3] State Key Laboratory of Mesoscopic Physics, Department of Physics, Peking University, Beijing,100871, China
[4] Collaborative Innovation Center of Quantum Matter, Beijing,100871, China
[5] Beijing Key Laboratory for Magnetoelectric Materials and Devices, Beijing,100871, China
[6] Peking University Yangtze Delta Institute of Optoelectronics, Nantong,226000, China
[7] Key Laboratory for the Physics and Chemistry of Nanodevices, Peking University, Beijing,100871, China
[8] School of Physics and Electronic Information Engineering, Engineering Research Center of Nanostructure and Functional Materials, Ningxia Normal University, Guyuan,756000, China
[9] School of Physics and Telecommunication Engineering, Shaanxi Key Laboratory of Catalysis, Shaanxi University of Technology, Hanzhong,723001, China
[10] College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou,310027, China
[11] Zhejiang University, University of Illinois at Urbana−Champaign Institute, Zhejiang University, Haining,310027, China
来源：
ACS Applied Electronic Materials | 2024年 / 6卷 / 01期
基金：
中国国家自然科学基金;
关键词：
Field effect transistors - III-V semiconductors - Indium phosphide - Quantum chemistry - Semiconducting indium phosphide - Tensile strain;
D O I：
10.1021/ACSAELM.3C01424
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：426 / 434
相关论文
共 50 条
  • [21] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Dong, Xiaoqiao
    Li, Ming
    Zhang, Wanrong
    Yang, Yuancheng
    Chen, Gong
    Sun, Shuang
    Wang, Jianing
    Xu, Xiaoyan
    An, Xia
    SCIENCE CHINA-INFORMATION SCIENCES, 2020, 63 (10)
  • [22] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao DONG
    Ming LI
    Wanrong ZHANG
    Yuancheng YANG
    Gong CHEN
    Shuang SUN
    Jianing WANG
    Xiaoyan XU
    Xia AN
    ScienceChina(InformationSciences), 2020, 63 (10) : 288 - 290
  • [23] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Yabin Sun
    Yaxin Tang
    Xiaojin Li
    Yanling Shi
    Teng Wang
    Jun Xu
    Ziyu Liu
    Journal of Computational Electronics, 2020, 19 : 1463 - 1470
  • [24] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao Dong
    Ming Li
    Wanrong Zhang
    Yuancheng Yang
    Gong Chen
    Shuang Sun
    Jianing Wang
    Xiaoyan Xu
    Xia An
    Science China Information Sciences, 2020, 63
  • [25] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Sun, Yabin
    Tang, Yaxin
    Li, Xiaojin
    Shi, Yanling
    Wang, Teng
    Xu, Jun
    Liu, Ziyu
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1463 - 1470
  • [26] ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices
    Chen, S. -H.
    Linten, D.
    Hellings, G.
    Veloso, A.
    Scholz, M.
    Boschke, R.
    Groeseneken, G.
    Collaert, N.
    Thean, A.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [27] Sub-15 nm gate-all-around field effect transistors on vertical silicon nanowires
    Larrieu, G.
    Guerfi, Y.
    Han, X. L.
    Clement, N.
    SOLID-STATE ELECTRONICS, 2017, 130 : 9 - 14
  • [28] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Guerfi, Youssouf
    Larrieu, Guilhem
    NANOSCALE RESEARCH LETTERS, 2016, 11
  • [29] Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    MICROELECTRONICS JOURNAL, 2021, 116
  • [30] Vertical Gate-All-Around Device Architecture to Improve the Device Performance for Sub-5-nm Technology
    Noh, Changwoo
    Han, Changwoo
    Won, Sang Min
    Shin, Changhwan
    MICROMACHINES, 2022, 13 (09)
12345