Sub‑5 nm Gate-All-Around InP Nanowire Transistors toward High-Performance Devices

被引：0
|
作者：
Quhe, Ruge [1 ]
Ang, Yee Sin [2 ]
Lu, Jing [3 ,4 ,5 ,6 ,7 ]
Xu, Linqiang [2 ,3 ]
Xu, Lianqiang [8 ]
Li, Qiuhui [3 ]
Fang, Shibo [3 ]
Li, Ying [3 ]
Guo, Ying [9 ]
Wang, Aili [10 ,11 ]
机构：
[1] State Key Laboratory of Information Photonics and Optical Communications, School of Science, Beijing University of Posts and Telecommunications, Beijing,100876, China
[2] Science, Mathematics and Technology, Singapore University of Technology and Design (SUTD), Singapore,487372, Singapore
[3] State Key Laboratory of Mesoscopic Physics, Department of Physics, Peking University, Beijing,100871, China
[4] Collaborative Innovation Center of Quantum Matter, Beijing,100871, China
[5] Beijing Key Laboratory for Magnetoelectric Materials and Devices, Beijing,100871, China
[6] Peking University Yangtze Delta Institute of Optoelectronics, Nantong,226000, China
[7] Key Laboratory for the Physics and Chemistry of Nanodevices, Peking University, Beijing,100871, China
[8] School of Physics and Electronic Information Engineering, Engineering Research Center of Nanostructure and Functional Materials, Ningxia Normal University, Guyuan,756000, China
[9] School of Physics and Telecommunication Engineering, Shaanxi Key Laboratory of Catalysis, Shaanxi University of Technology, Hanzhong,723001, China
[10] College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou,310027, China
[11] Zhejiang University, University of Illinois at Urbana−Champaign Institute, Zhejiang University, Haining,310027, China
来源：
ACS Applied Electronic Materials | 2024年 / 6卷 / 01期
基金：
中国国家自然科学基金;
关键词：
Field effect transistors - III-V semiconductors - Indium phosphide - Quantum chemistry - Semiconducting indium phosphide - Tensile strain;
D O I：
10.1021/ACSAELM.3C01424
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：426 / 434
相关论文
共 50 条
  • [11] High-Performance Gate-All-Around Field Effect Transistors Based on Orderly Arrays of Catalytic Si Nanowire Channels
    Liao, Wei
    Qian, Wentao
    An, Junyang
    Liang, Lei
    Hu, Zhiyan
    Wang, Junzhuan
    Yu, Linwei
    NANO-MICRO LETTERS, 2025, 17 (01)
  • [12] Fully gate-all-around silicon nanowire CMOS devices
    Institute of Microelectronics, Singapore, Singapore
    Solid State Technol, 2008, 5 (34-37):
  • [13] Gate-All-Around Silicon Nanowire Devices: Are these the Future of CMOS?
    Lo, G. Q.
    Singh, N.
    Rustagi, S. C.
    Buddharaju, K. D.
    Balasubramanian, N.
    Kwong, D. L.
    SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 729 - 729
  • [14] Fully gate-all-around silicon nanowire CMOS devices
    Singh, N.
    Buddharaju, K. D.
    Agarwal, A.
    Rustagi, S. C.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    SOLID STATE TECHNOLOGY, 2008, 51 (05) : 34 - 37
  • [15] High-performance gate-all-around polycrystalline silicon nanowire with silicon nanocrystals nonvolatile memory
    Hung, Min-Feng
    Wu, Yung-Chun
    Tang, Zih-Yun
    APPLIED PHYSICS LETTERS, 2011, 98 (16)
  • [16] High-Performance InAs Gate-All-Around Nanowire MOSFETs on 300 mm Si Substrates
    Doornbos, Gerben
    Holland, Martin
    Vellianitis, Georgios
    Van Dal, Mark J. H.
    Duriez, Blandine
    Oxland, Richard
    Afzalian, Aryan
    Chen, Ta-Kun
    Hsieh, Gordon
    Passlack, Matthias
    Yeo, Yee-Chia
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2016, 4 (05): : 253 - 259
  • [17] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
    Dey, S.
    Dash, T. P.
    Das, S.
    Mohapatra, E.
    Jena, J.
    Maiti, C. K.
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
  • [18] Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors
    Fujisawa, Hironori
    Ikeda, Kazuma
    Nakashima, Seiji
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SF)
  • [19] Characteristics of Gate-All-Around Junctionless Polysilicon Nanowire Transistors With Twin 20-nm Gates
    Liu, Tung-Yu
    Pan, Fu-Ming
    Sheu, Jeng-Tzong
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (05): : 405 - 409
  • [20] Investigation of Sub-10-nm Diameter, Gate-All-Around Nanowire Field-Effect Transistors for Electrostatic Discharge Applications
    Liu, W.
    Liou, J. J.
    Jiang, Y.
    Singh, N.
    Lo, G. Q.
    Chung, J.
    Jeong, Y. H.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2010, 9 (03) : 352 - 354
12345