Sub‑5 nm Gate-All-Around InP Nanowire Transistors toward High-Performance Devices

被引：0
|
作者：
Quhe, Ruge [1 ]
Ang, Yee Sin [2 ]
Lu, Jing [3 ,4 ,5 ,6 ,7 ]
Xu, Linqiang [2 ,3 ]
Xu, Lianqiang [8 ]
Li, Qiuhui [3 ]
Fang, Shibo [3 ]
Li, Ying [3 ]
Guo, Ying [9 ]
Wang, Aili [10 ,11 ]
机构：
[1] State Key Laboratory of Information Photonics and Optical Communications, School of Science, Beijing University of Posts and Telecommunications, Beijing,100876, China
[2] Science, Mathematics and Technology, Singapore University of Technology and Design (SUTD), Singapore,487372, Singapore
[3] State Key Laboratory of Mesoscopic Physics, Department of Physics, Peking University, Beijing,100871, China
[4] Collaborative Innovation Center of Quantum Matter, Beijing,100871, China
[5] Beijing Key Laboratory for Magnetoelectric Materials and Devices, Beijing,100871, China
[6] Peking University Yangtze Delta Institute of Optoelectronics, Nantong,226000, China
[7] Key Laboratory for the Physics and Chemistry of Nanodevices, Peking University, Beijing,100871, China
[8] School of Physics and Electronic Information Engineering, Engineering Research Center of Nanostructure and Functional Materials, Ningxia Normal University, Guyuan,756000, China
[9] School of Physics and Telecommunication Engineering, Shaanxi Key Laboratory of Catalysis, Shaanxi University of Technology, Hanzhong,723001, China
[10] College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou,310027, China
[11] Zhejiang University, University of Illinois at Urbana−Champaign Institute, Zhejiang University, Haining,310027, China
来源：
ACS Applied Electronic Materials | 2024年 / 6卷 / 01期
基金：
中国国家自然科学基金;
关键词：
Field effect transistors - III-V semiconductors - Indium phosphide - Quantum chemistry - Semiconducting indium phosphide - Tensile strain;
D O I：
10.1021/ACSAELM.3C01424
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：426 / 434
相关论文
共 50 条
  • [41] Vertical Field effect transistor with sub-15nm gate-all-around on Si nanowire array
    Larrieu, G.
    Guerfi, Y.
    Han, X. L.
    Clement, N.
    ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 202 - 205
  • [42] ESD Protection Diodes in Sub-5nm Gate-All-Around Nanosheet Technologies
    Chen, Shih-Hung
    Veloso, Anabela
    Mertens, Hans
    Hellings, Geert
    Simicic, Marko
    Chen, Wen-Chieh
    Wu, Wei-Min
    Serbulova, Kateryna
    Linten, Dimitri
    Horiguchi, Naoto
    2020 42ND ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2020,
  • [43] Performance Analysis of Sub-10nm Vertically Stacked Gate-All-Around FETs
    Mohapatra, E.
    Dash, T. P.
    Jena, J.
    Das, S.
    Maiti, C. K.
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 331 - 334
  • [44] Performance and Variability Studies of InGaAs Gate-all-Around Nanowire MOSFETs
    Conrad, Nathan
    Shin, SangHong
    Gu, Jiangjiang
    Si, Mengwei
    Wu, Heng
    Masuduzzaman, Muhammad
    Alam, Mohammad A.
    Ye, Peide D.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (04) : 489 - 496
  • [45] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    刘颖
    何进
    陈文新
    杜彩霞
    叶韵
    赵巍
    吴文
    邓婉玲
    王文平
    Chinese Physics B, 2014, 23 (09) : 373 - 378
  • [46] Vertical gate-all-around junctionless nanowire transistors with asymmetric diameters and underlap lengths
    Yoon, Jun-Sik
    Rim, Taiuk
    Kim, Jungsik
    Meyyappan, Meyya
    Baek, Chang-Ki
    Jeong, Yoon-Ha
    APPLIED PHYSICS LETTERS, 2014, 105 (10)
  • [47] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    Liu Ying
    He Jin
    Chan Mansun
    Du Cai-Xia
    Ye Yun
    Zhao Wei
    Wu Wen
    Deng Wan-Ling
    Wang Wen-Ping
    CHINESE PHYSICS B, 2014, 23 (09)
  • [48] Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
    Moon, Dong-Il
    Choi, Sung-Jin
    Duarte, Juan Pablo
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1355 - 1360
  • [49] Compact Modeling of Schottky Gate-all-around Silicon Nanowire Transistors with Halo Doping
    Mishra, Girish Shankar
    Mohankumar, N.
    Mahesh, V.
    Vamsidhar, Y.
    Kumar, M. Arun
    SILICON, 2022, 14 (04) : 1455 - 1462
  • [50] Design Optimization of Gate-All-Around Vertical Nanowire Transistors for Future Memory Applications
    Agarwal, T. K.
    Badami, O.
    Ganguly, S.
    Mahapatra, S.
    Saha, D.
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
12345