共 50 条
- [41] In search of a product mix for semiconductor wafer fabrication facilities by a combined simulation/neural network approach INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, 2001, 8 (02): : 142 - 149
- [42] Design and Validation of a Simulation-based Modular Planning and Scheduling System of Semiconductor Fabrication Facilities MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION, PTS 1 AND 2, 2011, 48-49 : 378 - 381
- [44] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (01): : 39 - 47
- [45] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 130 - 136
- [46] Cycle time reduction at cluster tool in semiconductor wafer fabrication EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 671 - 677