Benchmarking time and cost of semiconductor fabrication facilities

被引:0
|
作者
He, Min [1 ]
Chasey, Allan D. [1 ]
Patel, Sachin [2 ]
机构
[1] Del. E. Webb School of Construction, Arizona State University, Phoenix, AZ, United States
[2] TIC, Incorp., Ennis, TX, United States
来源
Journal of the IEST | 2002年 / 45卷 / SPEC.期
关键词
Benchmarking - Construction - Costs - Electronics industry - Facilities - Investments - Performance - Standards;
D O I
10.17764/jiet.45.1.b34587k473744743
中图分类号
学科分类号
摘要
The semiconductor industry is a high capital investment industry with the cost of a single completely equipped semiconductor manufacturing facility reaching $2.0 billion. A delay in the operation of the facility can cause the manufacturer a loss of millions of dollars worth of opportunity cost and a share of the market. Thus, semiconductor facility owners want their facilities built quicker, at lower cost, and with higher quality standards. However, the exchangeable knowledge of the project cost and project delivery time associated with the construction of semiconductor facilities nationwide is still in the preliminary stage. One major hindrance to the exchangeable knowledge of the project cost and delivery time is the lack of standard definitions to serve as a base for an industry-wide comparison that will allow owners, designers, engineers, and constructors to make decisions at a very early stage of the projects. The purpose of this research is to overcome the segregation of the existing knowledge in semiconductor facilities construction and to generate benchmarks that can gauge the performance level.
引用
收藏
页码:61 / 64
相关论文
共 50 条
  • [41] In search of a product mix for semiconductor wafer fabrication facilities by a combined simulation/neural network approach
    Yang, TH
    Su, CT
    Feng, YC
    INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, 2001, 8 (02): : 142 - 149
  • [42] Design and Validation of a Simulation-based Modular Planning and Scheduling System of Semiconductor Fabrication Facilities
    Li Li
    Qiao Fei
    MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION, PTS 1 AND 2, 2011, 48-49 : 378 - 381
  • [43] ON THE RELATIONSHIP BETWEEN YIELD AND CYCLE TIME IN SEMICONDUCTOR WAFER FABRICATION
    WEIN, LM
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1992, 5 (02) : 156 - 158
  • [44] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication
    Nemoto, K
    Akcali, E
    Uzsoy, RM
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (01): : 39 - 47
  • [45] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication
    Nemoto, K
    Akcali, E
    Uzsoy, R
    NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 130 - 136
  • [46] Cycle time reduction at cluster tool in semiconductor wafer fabrication
    Swe, Aye Nyein
    Gupta, Amit Kumar
    Sivakumar, Appa Iyer
    Lendermann, Peter
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 671 - 677
  • [47] Facilities, fabrication and installation
    Anon
    Hart's E and P, 2001, 74 (SUPPL.):
  • [48] Energy Benchmarking in Healthcare Facilities: A Comparative Study
    Li, Yongkui
    Cao, Lingyan
    Zhang, Jiansong
    Jiang, Yi
    Han, Yilong
    Wei, Jianjun
    JOURNAL OF CONSTRUCTION ENGINEERING AND MANAGEMENT, 2021, 147 (11)
  • [49] Mitsubishi to invest in semiconductor facilities
    Civil Engineers Australia, 1997, 69 (08):
  • [50] A simulation study on lot release control, mask scheduling, and batch scheduling in semiconductor wafer fabrication facilities
    Kim, YD
    Lee, DH
    Kim, JU
    Roh, HK
    JOURNAL OF MANUFACTURING SYSTEMS, 1998, 17 (02) : 107 - 117