A simulation study on lot release control, mask scheduling, and batch scheduling in semiconductor wafer fabrication facilities

被引:0
|
作者
Kim, YD [1 ]
Lee, DH
Kim, JU
Roh, HK
机构
[1] Korea Adv Inst Sci & Technol, Daejon, South Korea
[2] Samsung SDS, Seoul, South Korea
关键词
loading and scheduling; production control; scheduling and sequencing techniques; heuristic methods; simulation;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper focuses on production scheduling in semiconductor wafer fabrication. Included in this study are decision problems of lot release control (to determine the time and quantity of wafers to release into the wafer fab), mask scheduling (to determine the time to change masks in photolithographic expose workstations), and batch scheduling (to determine the number of lots to be produced simultaneously in a batch and the processing sequence of batches in front of batch processing workstations such as cleaning and oxidation workstations). Unlike previous research, in which these three problems are dealt with separately the three problems are considered simultaneously using simulation, and new rules for the three problems are suggested in this study. Moreover, the setup time (mask change time) and the processing time were considered separately in the photolithographic expose workstations. Simulation results snow that the new rules give better performance than existing rules with respect to throughput rate, flow time, and work-in-process inventory.
引用
收藏
页码:107 / 117
页数:11
相关论文
共 50 条
  • [2] A problem reduction approach for scheduling semiconductor wafer fabrication facilities
    Upasani, Abhijit A.
    Uzsoy, Reha
    Sourirajan, Karthik
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2006, 19 (02) : 216 - 225
  • [3] SCHEDULING SEMICONDUCTOR WAFER FABRICATION
    WEIN, LM
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (03) : 115 - 130
  • [4] CONTROL OF BATCH PROCESSING SYSTEMS IN SEMICONDUCTOR WAFER FABRICATION FACILITIES
    GURNANI, H
    ANUPINDI, R
    AKELLA, R
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1992, 5 (04) : 319 - 328
  • [5] A multi-criteria approach for scheduling semiconductor wafer fabrication facilities
    Michele E. Pfund
    Hari Balasubramanian
    John W. Fowler
    Scott J. Mason
    Oliver Rose
    [J]. Journal of Scheduling, 2008, 11 : 29 - 47
  • [6] A multi-criteria approach for scheduling semiconductor wafer fabrication facilities
    Pfund, Michele E.
    Balasubramanian, Hari
    Fowler, John W.
    Mason, Scott J.
    Rose, Oliver
    [J]. JOURNAL OF SCHEDULING, 2008, 11 (01) : 29 - 47
  • [7] Simultaneous order-lot pegging and wafer release planning for semiconductor wafer fabrication facilities
    Lim, Seung-Kil
    Kim, Jae-Gon
    Kim, Hwa-Joong
    [J]. INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2014, 52 (12) : 3710 - 3724
  • [8] Simulation-based scheduling: Meeting the semiconductor wafer fabrication challenge
    Thompson, M
    [J]. IIE SOLUTIONS, 1996, 28 (05): : 30 - 34
  • [9] Modeling and Scheduling for Semiconductor Wafer Fabrication Systems
    Shao Zhifang
    Chen Yu
    [J]. 7TH INTERNATIONAL CONFERENCE ON SYSTEM SIMULATION AND SCIENTIFIC COMPUTING ASIA SIMULATION CONFERENCE 2008, VOLS 1-3, 2008, : 1177 - 1182
  • [10] LEARNING-BASED RELEASE CONTROL OF SEMICONDUCTOR WAFER FABRICATION FACILITIES
    Li, Li
    Chen, Zhongbo
    Yu, Qingyun
    Xiang, Nan
    [J]. 2015 WINTER SIMULATION CONFERENCE (WSC), 2015, : 2965 - 2973