Cycle time reduction at cluster tool in semiconductor wafer fabrication

被引:0
|
作者
Swe, Aye Nyein [1 ]
Gupta, Amit Kumar [2 ]
Sivakumar, Appa Iyer [1 ]
Lendermann, Peter [2 ]
机构
[1] Nanyang Technol Univ, Sch Mech & Aerosp Engn, 50 Nanyang Ave, Singapore 639798, Singapore
[2] Singapore Inst Mfg Technol, Planning & Operat Management Grp, Singapore 638075, Singapore
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Cluster tools have gained a lot of importance in today's semiconductor manufacturing. Cluster tools are machines that combine several processing steps in one machine. A cluster tools basically consists of one or more loadlocks where wafers enter and exit the cluster tool, two or more processing chambers where the processes are performed, and one or more handlers which transport the wafers between loadlocks and processing chambers. They can be regarded as small factories inside a factory. This paper focuses on understanding the behavior of cluster tool system by simulation modeling, experimenting on the model and finding out the factors that influence the tool overall cycle time. The number of deposition chambers, number of robot grippers, clean cycle, MTTF and MTTR are identified as the most important factors for cycle time reduction at cluster tool in semiconductor wafer fabrication.
引用
收藏
页码:671 / 677
页数:7
相关论文
共 50 条
  • [1] Cycle time reduction for semiconductor wafer fabrication facilities
    Meyersdorf, D
    Yang, TH
    [J]. 1997 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP - ASMC 97 PROCEEDINGS: THEME - THE QUEST FOR SEMICONDUCTOR MANUFACTURING EXCELLENCE: LEADING THE CHARGE INTO THE 21ST CENTURY, 1997, : 418 - 423
  • [2] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication
    Nemoto, K
    Akcali, E
    Uzsoy, RM
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (01): : 39 - 47
  • [3] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication
    Nemoto, K
    Akcali, E
    Uzsoy, R
    [J]. NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 130 - 136
  • [4] ON THE RELATIONSHIP BETWEEN YIELD AND CYCLE TIME IN SEMICONDUCTOR WAFER FABRICATION
    WEIN, LM
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1992, 5 (02) : 156 - 158
  • [5] THE EFFECTIVENESS OF VARIABILITY REDUCTION IN DECREASING WAFER FABRICATION CYCLE TIME
    Tirkel, Israel
    [J]. 2013 WINTER SIMULATION CONFERENCE (WSC), 2013, : 3796 - 3805
  • [6] Big data analytics for forecasting cycle time in semiconductor wafer fabrication system
    Wang, Junliang
    Zhang, Jie
    [J]. INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2016, 54 (23) : 7231 - 7244
  • [7] Product mix optimization under required cycle time for semiconductor wafer fabrication
    Yu, Chih-Min
    Kuo, Chung-Jen
    Chiu, Chih-Lin
    Wen, Wei-Chin
    Zhang, Minghua
    [J]. 2018 INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING (ISSM), 2018,
  • [8] A Data Driven Cycle Time Prediction With Feature Selection in a Semiconductor Wafer Fabrication System
    Wang, Junliang
    Zhang, Jie
    Wang, Xiaoxi
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (01) : 173 - 182
  • [9] Empirical results on the relationship between die yield and cycle time in semiconductor wafer fabrication
    Cunningham, SP
    Shanthikumar, JG
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (02) : 273 - 277
  • [10] Simulation based cause and effect analysis of cycle time and WIP in semiconductor wafer fabrication
    Qi, C
    Tang, TK
    Sivakumar, AI
    [J]. PROCEEDINGS OF THE 2002 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2002, : 1423 - 1430