共 50 条
- [1] Cycle time reduction for semiconductor wafer fabrication facilities [J]. 1997 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP - ASMC 97 PROCEEDINGS: THEME - THE QUEST FOR SEMICONDUCTOR MANUFACTURING EXCELLENCE: LEADING THE CHARGE INTO THE 21ST CENTURY, 1997, : 418 - 423
- [2] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (01): : 39 - 47
- [3] Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication [J]. NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 130 - 136
- [5] THE EFFECTIVENESS OF VARIABILITY REDUCTION IN DECREASING WAFER FABRICATION CYCLE TIME [J]. 2013 WINTER SIMULATION CONFERENCE (WSC), 2013, : 3796 - 3805
- [7] Product mix optimization under required cycle time for semiconductor wafer fabrication [J]. 2018 INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING (ISSM), 2018,
- [10] Simulation based cause and effect analysis of cycle time and WIP in semiconductor wafer fabrication [J]. PROCEEDINGS OF THE 2002 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2002, : 1423 - 1430