共 50 条
- [21] Reducing cycle time at an IBM wafer fabrication facility [J]. INTERFACES, 1996, 26 (02) : 34 - 49
- [25] CART–BPN approach for estimating cycle time in wafer fabrication [J]. Journal of Ambient Intelligence and Humanized Computing, 2015, 6 : 57 - 67
- [26] Cycle time prediction method for semiconductor wafer fabrication facility based on multi-layer data analysis framework [J]. Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS, 2019, 25 (05): : 1086 - 1092
- [28] Heuristic scheduling policies for a semiconductor wafer fabrication facility: minimizing variation of cycle times [J]. The International Journal of Advanced Manufacturing Technology, 2013, 67 : 171 - 180
- [29] Heuristic scheduling policies for a semiconductor wafer fabrication facility: minimizing variation of cycle times [J]. INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2013, 67 (1-4): : 171 - 180
- [30] Cycle time reduction at a major texas instruments wafer fab [J]. ASCMC 2003: IEEE/SEMI (R) ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, PROCEEDINGS, 2003, : 106 - 110