Benchmarking time and cost of semiconductor fabrication facilities

被引:0
|
作者
He, Min [1 ]
Chasey, Allan D. [1 ]
Patel, Sachin [2 ]
机构
[1] Del. E. Webb School of Construction, Arizona State University, Phoenix, AZ, United States
[2] TIC, Incorp., Ennis, TX, United States
来源
Journal of the IEST | 2002年 / 45卷 / SPEC.期
关键词
Benchmarking - Construction - Costs - Electronics industry - Facilities - Investments - Performance - Standards;
D O I
10.17764/jiet.45.1.b34587k473744743
中图分类号
学科分类号
摘要
The semiconductor industry is a high capital investment industry with the cost of a single completely equipped semiconductor manufacturing facility reaching $2.0 billion. A delay in the operation of the facility can cause the manufacturer a loss of millions of dollars worth of opportunity cost and a share of the market. Thus, semiconductor facility owners want their facilities built quicker, at lower cost, and with higher quality standards. However, the exchangeable knowledge of the project cost and project delivery time associated with the construction of semiconductor facilities nationwide is still in the preliminary stage. One major hindrance to the exchangeable knowledge of the project cost and delivery time is the lack of standard definitions to serve as a base for an industry-wide comparison that will allow owners, designers, engineers, and constructors to make decisions at a very early stage of the projects. The purpose of this research is to overcome the segregation of the existing knowledge in semiconductor facilities construction and to generate benchmarks that can gauge the performance level.
引用
收藏
页码:61 / 64
相关论文
共 50 条
  • [31] Benchmarking semiconductor manufacturing
    Leachman, RC
    Hodges, DA
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (02) : 158 - 169
  • [32] MODELING THE IMPACT OF NEW PRODUCT INTRODUCTION ON THE OUTPUT OF SEMICONDUCTOR WAFER FABRICATION FACILITIES
    Manda, Atchyuta Bharadwaj
    Uzsoy, Reha
    Kempf, Karl G.
    Kim, Sukgon
    2016 WINTER SIMULATION CONFERENCE (WSC), 2016, : 2547 - 2558
  • [33] Factory throughput improvements through intelligent integrated delivery in semiconductor fabrication facilities
    Li, B
    Wu, J
    Carriker, W
    Giddings, R
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) : 222 - 231
  • [34] Objective-driven dynamic dispatching rule for semiconductor wafer fabrication facilities
    Jia, Peng-De
    Wu, Qi-Di
    Li, Li
    Jia, Peng-De, 1600, CIMS (20): : 2808 - 2813
  • [35] Integrated facility layout and material handling system design in semiconductor fabrication facilities
    Peters, BA
    Yang, T
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1997, 10 (03) : 360 - 369
  • [36] A Throughput Management System for Semiconductor Wafer Fabrication Facilities: Design, Systems and Implementation
    Hsieh, Liam Y.
    Hsieh, Tsung-Ju
    PROCESSES, 2018, 6 (02)
  • [37] Simulation Based Correlation Analysis on Performance Issues of Semiconductor Wafer Fabrication Facilities
    Pan, Xingwei
    Li, Li
    Chen, Zhongbo
    Jia, Pengde
    26TH CHINESE CONTROL AND DECISION CONFERENCE (2014 CCDC), 2014, : 4019 - 4024
  • [38] Benchmarking challenges in facilities management in Nigeria
    Adewunmi, Yewande
    Omirin, Modupe
    Koleoso, Hikmot
    JOURNAL OF FACILITIES MANAGEMENT, 2015, 13 (02) : 156 - +
  • [39] Multi-agent-based dynamic scheduling method for semiconductor wafer fabrication facilities
    College of Electronics and Information Engineering, Tongji University, Shanghai 200092, China
    Qinghua Daxue Xuebao, 2007, SUPPL. 2 (1895-1898):
  • [40] Simultaneous order-lot pegging and wafer release planning for semiconductor wafer fabrication facilities
    Lim, Seung-Kil
    Kim, Jae-Gon
    Kim, Hwa-Joong
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2014, 52 (12) : 3710 - 3724