PIRANHA BREAKS RISC MOLD WITH 16-/32-BIT CONTROLLERS

被引：0

|

作者：

不详

机构：

来源：

COMPUTER DESIGN | 1994年 / 33卷 / 13期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：82 / 82

页数：1

相关论文

共 50 条

[31] 32-BIT RISC CHIP RIPS THROUGH 5 MIPS
OHR, S
[J]. ELECTRONIC DESIGN, 1986, 34 (05) : 27 - 28
[32] A 32-bit RISC microprocessor with DSP functionality: Rapid prototyping
[J]. Moon, B.I. (blue@dubiki.yonsei.ac.kr), 2001, Institute of Electronics, Information and Communication, Engineers, IEICE (E84-A)
[33] Multimedia 32-bit RISC packs in 2 Mbytes of DRAM
不详
[J]. COMPUTER DESIGN, 1996, 35 (08): : 110 - 111
[34] 32-BIT PROCESSOR ON A 16-BIT BUS.
Budzinski, Mark
[J]. Control engineering, 1986, 33 (03)
[35] 32-BIT ARITHMETIC SERVES 16-BIT LANGUAGES
GRAPPEL, RD
[J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1980, 25 (07): : 82 - 82
[36] CHOOSING BETWEEN 16 AND 32-BIT BUSES
COOPER, S
[J]. MACHINE DESIGN, 1985, 57 (14) : 66 - 71
[37] PROGRAM DIVIDES 32-BIT BY 16-BIT NUMBERS
ALI, A
[J]. EDN, 1988, 33 (05) : 174 - 174
[38] Implementation of a 32-bit MIPS Based RISC Processor using Cadence
Topiwala, Mohit N.
Saraswathi, N.
[J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
[39] Design and Implementation of 32-bit MIPS-Based RISC Processor
Patra, Sumit
Kumar, Sunil
Verma, Swati
Kumar, Arvind
[J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
[40] ODALRISC: A Small, Low Power, and Configurable 32-bit RISC Processor
Lee, Imyong
Lee, Dongwook
Choi, Kiyoung
[J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 666 - 667

← 1 2 3 4 5 →