共 50 条
- [1] 32-bit RISC CPU Based on MIPS [J]. PROCEEDINGS OF THE 2009 SECOND PACIFIC-ASIA CONFERENCE ON WEB MINING AND WEB-BASED APPLICATION, 2009, : 124 - 128
- [3] Implementation of a 32-bit MIPS Based RISC Processor using Cadence [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
- [4] Design and Implementation of 32-bit MIPS-Based RISC Processor [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
- [5] Instruction Decoder Module Design of 32-bit RISC CPU Based on MIPS [J]. SECOND INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTING: WGEC 2008, PROCEEDINGS, 2008, : 347 - 351
- [6] 32-bit RISC CPU Based on MIPS Instruction Fetch Module Design [J]. FIRST IITA INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2009, : 754 - 760
- [7] Design and Simulation of 32-Bit RISC Architecture Based on MIPS using VHDL [J]. ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
- [8] Instruction Fetch Module Design of 32-bit RISC CPU Based on MIPS [J]. DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 1109 - 1116
- [9] PREPRODUCTION CMOS 32-BIT MICROPROCESSOR OPERATES AT 5 MIPS [J]. ELECTRONIC PRODUCTS MAGAZINE, 1985, 27 (18): : 25 - 25
- [10] NEC ANNOUNCES 32-BIT RISC CHIP FOR EMBEDDED CONTROL APPLICATIONS [J]. ELECTRONICS-US, 1993, 66 (03): : 8 - 8