ANALYSIS AND MODELING OF INITIAL DELAY TIME AND ITS IMPACT ON PROPAGATION DELAY OF CMOS LOGIC GATES

被引：1
|
作者：
YANG, YH [1 ]
WU, CY [1 ]
机构：
[1] NATL CHIAO TUNG UNIV, INST ELECTR, HSINCHU, TAIWAN
来源：
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS | 1989年 / 136卷 / 05期
关键词：
D O I：
10.1049/ip-g-2.1989.0042
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：245 / 254
页数：10
相关论文
共 50 条
  • [41] Fast Modeling Technique for Nano Scale CMOS Inverter and Propagation Delay Estimation
    Rjoub, Abdoul
    Ahmad, Areej
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
  • [42] Gate leakage and delay analysis in logic gates of non-classical high-K nano-CMOS transistors
    Mohanty, Saraju P.
    Kougianos, Elias
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 71 - 74
  • [43] Exploring the impact of logic synthesis on area, delay and power dissipation of CMOS circuits
    Politecnico di Torino, Torino, Italy
    Conf Rec Asilomar Conf Signals Syst Comput, (384-388):
  • [44] CMOS PROCESS INDEPENDENT PROPAGATION DELAY MACROMODELLING
    HALLAM, P
    MATHER, PJ
    BROUWER, M
    ELECTRONICS LETTERS, 1995, 31 (09) : 702 - 703
  • [45] Delay modeling of CMOS clock drivers
    Kayssi, AI
    ELECTRICAL ENGINEERING, 2003, 85 (05) : 247 - 253
  • [46] INVERTER MODELS OF CMOS GATES FOR SUPPLY CURRENT AND DELAY EVALUATION
    NABAVILISHI, A
    RUMIN, NC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (10) : 1271 - 1279
  • [47] Logical modelling of delay degradation effect in static CMOS gates
    Bellido-Díaz, MJ
    Juan-Chico, J
    Acosta, AJ
    Valencia, M
    Huertas, JL
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2000, 147 (02): : 107 - 117
  • [48] Circuit Technique for Improving Propagation Delay Times in CMOS Source-Coupled Logic Circuits
    Hagita, Yuki
    Ishii, Kiyoshi
    IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012), 2012,
  • [49] EXPRESSION FOR THE PROPAGATION DELAY OF A DIFFERENTIAL SPLIT-LEVEL (DSL) CMOS LOGIC GATE.
    Sheridan, P.
    Huizer, C.M.
    IEEE Journal of Solid-State Circuits, 1986, SC-22 (03): : 457 - 459
  • [50] Synchronization in Industrial IoT: Impact of propagation delay on time error
    Hamma, Fatiha
    Venmani, Daniel Philip
    Singh, Kamal
    Jahan, Bruno
    2023 IEEE CONFERENCE ON STANDARDS FOR COMMUNICATIONS AND NETWORKING, CSCN, 2023, : 318 - 323
12345