共 50 条
- [31] Piecewise-linear Modelling of CMOS Gates Propagation Delay as a Function of PVT Variations and Aging 2021 ARGENTINE CONFERENCE ON ELECTRONICS (CAE 2021), 2021, : 25 - 31
- [33] A macromodel for exact computation of propagation delay time in GaAs and CMOS technologies VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 434 - 444
- [34] Modeling the dynamic behavior of series-connected MOSFETs for delay analysis of multiple-input CMOS gates ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E342 - E345
- [36] A unified delay model for CMOS logic styles Shams, Maitham (Shams@DOE.Carleton.ca), 1600, Emirates Telecommunications Corporation (ETISALAT); Etisalat College of Engineering (ECE); IEEE Circuits and Systems Society (CAS); Institute of Electrical and Electronics Engineers (IEEE); University of Sharjah (UOS) (Institute of Electrical and Electronics Engineers Inc., United States):
- [37] A unified delay model for CMOS logic styles ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 874 - 877
- [40] Propagation delay and short-circuit power dissipation modeling of the CMOS inverter IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 1998, 45 (03): : 259 - 270