ANALYSIS AND MODELING OF INITIAL DELAY TIME AND ITS IMPACT ON PROPAGATION DELAY OF CMOS LOGIC GATES

被引:1
|
作者
YANG, YH [1 ]
WU, CY [1 ]
机构
[1] NATL CHIAO TUNG UNIV, INST ELECTR, HSINCHU, TAIWAN
来源
关键词
D O I
10.1049/ip-g-2.1989.0042
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:245 / 254
页数:10
相关论文
共 50 条
  • [31] Piecewise-linear Modelling of CMOS Gates Propagation Delay as a Function of PVT Variations and Aging
    Aguirre, Fernando L.
    Palumbo, Felix
    Julian, Pedro
    2021 ARGENTINE CONFERENCE ON ELECTRONICS (CAE 2021), 2021, : 25 - 31
  • [32] SIMULTANEOUS DELAY AND MAXIMUM CURRENT CALCULATION IN CMOS GATES
    NABAVILISHI, A
    RUMIN, NC
    ELECTRONICS LETTERS, 1992, 28 (07) : 682 - 684
  • [33] A macromodel for exact computation of propagation delay time in GaAs and CMOS technologies
    García, JC
    Montiel-Nelson, JA
    Sosa, J
    Navarro, H
    Sarmiento, R
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 434 - 444
  • [34] Modeling the dynamic behavior of series-connected MOSFETs for delay analysis of multiple-input CMOS gates
    Bisdounis, L
    Koufopavlou, O
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E342 - E345
  • [35] AN EXPRESSION FOR THE PROPAGATION DELAY OF A DIFFERENTIAL SPLIT-LEVEL (DSL) CMOS LOGIC GATE
    SHERIDAN, P
    HUIZER, CM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) : 457 - 459
  • [36] A unified delay model for CMOS logic styles
    Shams, Maitham (Shams@DOE.Carleton.ca), 1600, Emirates Telecommunications Corporation (ETISALAT); Etisalat College of Engineering (ECE); IEEE Circuits and Systems Society (CAS); Institute of Electrical and Electronics Engineers (IEEE); University of Sharjah (UOS) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [37] A unified delay model for CMOS logic styles
    Shams, M
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 874 - 877
  • [38] Simple and Accurate Model for the Propagation Delay in MCML Gates
    Giustolisi, Gianluca
    Scotti, Giuseppe
    Palumbo, Gaetano
    ELECTRONICS, 2023, 12 (12)
  • [39] Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
    Bisdounis, L
    Nikolaidis, S
    Koufopavlou, O
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (03) : 259 - 270
  • [40] Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
    Bisdounis, Labros
    Nikolaidis, Spiridon
    Koufopavlou, Odysseas
    IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 1998, 45 (03): : 259 - 270