Fast Modeling Technique for Nano Scale CMOS Inverter and Propagation Delay Estimation

被引：0
|
作者：
Rjoub, Abdoul [1 ,2 ]
Ahmad, Areej [1 ,2 ]
机构：
[1] Jordan Univ Sci & Technol, Comp Engn Dept, POB 3030, Irbid 22110, Jordan
[2] Purdue Univ, ECE Dept, W Lafayette, IN 47907 USA
来源：
2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS) | 2014年
关键词：
Channel Length Modulation; Drain-Induced Barrier Lowering(DIBL); Mobility Degradation; Propagation Delay(Pd); Unit Step Waveform; Velocity Saturation;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
this paper proposes a new approach for designing the output waveform nanoscale CMOS inverter using the unit step input. The output waveform is obtained by solving the corresponding differential equations of the circuit. Various phenomena due to Short Channel Effects are included in the equation to achieve more accurate model. Based on this model, the propagation delay time for the input is estimated and used to get the ramp input propagation delay based on its deviation with step input propagation delay. This method is used to avoid the overhead in the CPU execution time during simulation process for huge number of inverters. The evaluations of the proposed model results give very good agreement when compared with BSIM4 level 54 model using HSPICE.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Modeling of Delay Variability Due to Random Dopant Fluctuation in nano-scale CMOS Inverter
    Lue, Wei-feng
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 167 - +
  • [2] Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
    Bisdounis, L
    Nikolaidis, S
    Koufopavlou, O
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (03) : 259 - 270
  • [3] Modeling and Design of a Nano Scale CMOS Inverter for Symmetric Switching Characteristics
    Mukhopadhyay, Joyjit
    Pandit, Soumya
    VLSI DESIGN, 2012,
  • [4] Propagation delay and short-circuit power dissipation modeling of the CMOS inverter
    Bisdounis, Labros
    Nikolaidis, Spiridon
    Koufopavlou, Odysseas
    IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 1998, 45 (03): : 259 - 270
  • [5] An Inverter Layout Technique for Propagation Delay Minimization
    Yu, Ji-Hak
    Kwon, Chan-Keun
    Moon, Junil
    Kim, Soo-Won
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2015,
  • [6] Delay and current estimation in a CMOS inverter with an RC load
    Hafed, M
    Oulmane, M
    Rumin, NC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) : 80 - 89
  • [7] Statistical estimation of delay in nano-scale CMOS circuits using Burr Distribution
    Moshrefi, Amirhossein
    Aghababa, Hossein
    Shoaei, Omid
    MICROELECTRONICS JOURNAL, 2018, 79 : 30 - 37
  • [8] Analytical Transient Response and Propagation Delay Model for Nanoscale CMOS Inverter
    Wang, Yangang
    Zwolinski, Mark
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2998 - 3001
  • [9] Modelling output waveform and propagation delay of a CMOS inverter in the submicron range
    Bisdounis, L
    Koufopavlou, O
    Nikolaidis, S
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (06): : 402 - 408
  • [10] Delay and power estimation for a CMOS inverter driving RC interconnect loads
    Nikolaidis, S
    Chatzigeorgiou, A
    Kyriakis-Bitzaros, ED
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E368 - E371
12345