THE PROGRAMMABLE PROTOCOL VLSI ENGINE (PROVE)

被引：1

作者：

KRISHNAKUMAR, AS

FISCHER, WC

SABNANI, K

机构：

[1] AT&T BELL LABS,MURRAY HILL,NJ 07974

[2] AT&T BELL LABS,HOLMDEL,NJ 07733

来源：

IEEE TRANSACTIONS ON COMMUNICATIONS | 1994年 / 42卷 / 08期

关键词：

D O I：

10.1109/26.310623

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The protocol VLSI engine (PROVE) is a programmable VLSI chipset which can be used to implement several standard communication protocols. The protocol to be implemented is described in a formal specification language called the augmented protocol specification language (APSL). From these formal descriptions, a compiler generates microcode for PROVE. PROVE can process 50000 packets/s for standard protocols such as LAPD and LLC Class 2. It consists of a message parser (MP), message assembler (MA), central controller unit (CCU), and interface with the upper layer. It supports efficient multiplexing operation with zero-overhead context-switching and support for timer maintenance. This paper describes the architectural features of the CCU, the MP, and the MA. A typical protocol implementation using the PROVE chipset is also described. We also compare it with other recent proposals for protocol engines. The first generation of the PROVE chipset has been built and tested.

引用

页码：2630 / 2642

页数：13

共 50 条

[41] A programmable CMOS gaussian synapse for analogue VLSI neural networks
Lau, KT
Lee, ST
INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (01) : 91 - 98
[42] VLSI architectures for field programmable gate arrays: A case study
Woods, R
Cassidy, A
Gray, J
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1996, : 2 - 9
[43] A programmable application-specific VLSI architecture for speech recognition
Wang, JC
Wang, JF
Suen, AN
Weng, YS
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 477 - 480
[44] VLSI implementation of a programmable current-mode neural network
Ota, Yasuhiro
Wilamowski, Bogdan M.
Artificial Neural Networks in Engineering - Proceedings (ANNIE'94), 1994, 4 : 71 - 76
[45] Programmable analog VLSI architecture based upon event coding
Koickal, Thomas Jacob
Hamilton, Alister
Gouveia, Luiz C. P.
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 554 - +
[46] A HARD PROGRAMMABLE CONTROL UNIT DESIGN USING VLSI TECHNOLOGY
DERVISOGLU, BI
CRISCIONE, DJ
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (10) : 800 - 810
[47] Robust symmetric multiplication for programmable analog VLSI array processing
Dominguez-Matas, C.
Carmona-Galan, R.
Sanchez-Fernandez, F. J.
Rodriguez-Vazquez, A.
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1332 - 1335
[48] PROGRAMMABLE ANALOG VLSI CNN CHIP WITH LOCAL DIGITAL LOGIC
HALONEN, K
PORRA, V
ROSKA, T
CHUA, L
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1992, 20 (05) : 573 - 582
[49] Analog VLSI design constraints of programmable cellular neural networks
Kinget, P
Steyaert, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 15 (03) : 251 - 262
[50] Analog VLSI Neuromorphic Network with Programmable Membrane Channel Kinetics
Yu, Theodore
Cauwenberghs, Gert
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 349 - +

← 1 2 3 4 5 →