THE PROGRAMMABLE PROTOCOL VLSI ENGINE (PROVE)

被引:1
|
作者
KRISHNAKUMAR, AS
FISCHER, WC
SABNANI, K
机构
[1] AT&T BELL LABS,MURRAY HILL,NJ 07974
[2] AT&T BELL LABS,HOLMDEL,NJ 07733
关键词
D O I
10.1109/26.310623
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The protocol VLSI engine (PROVE) is a programmable VLSI chipset which can be used to implement several standard communication protocols. The protocol to be implemented is described in a formal specification language called the augmented protocol specification language (APSL). From these formal descriptions, a compiler generates microcode for PROVE. PROVE can process 50000 packets/s for standard protocols such as LAPD and LLC Class 2. It consists of a message parser (MP), message assembler (MA), central controller unit (CCU), and interface with the upper layer. It supports efficient multiplexing operation with zero-overhead context-switching and support for timer maintenance. This paper describes the architectural features of the CCU, the MP, and the MA. A typical protocol implementation using the PROVE chipset is also described. We also compare it with other recent proposals for protocol engines. The first generation of the PROVE chipset has been built and tested.
引用
收藏
页码:2630 / 2642
页数:13
相关论文
共 50 条
  • [21] A parallel processing VLSI BAM engine
    Hasan, SMR
    Siong, NK
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1997, 8 (02): : 424 - 436
  • [22] Parallel processing VLSI BAM engine
    Universiti Sains Malaysia, Perak, Malaysia
    IEEE Trans Neural Networks, 2 (424-436):
  • [23] A massively parallel GP engine in VLSI
    Eklund, SE
    CEC'02: PROCEEDINGS OF THE 2002 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2002, : 629 - 633
  • [24] ANALOG NEURAL PROGRAMMABLE OPTIMIZERS IN CMOS VLSI TECHNOLOGIES
    DOMINGUEZCASTRO, R
    RODRIGUEZVAZQUEZ, A
    HUERTAS, JL
    SANCHEZ-SINENCIO, E
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (07) : 1110 - 1115
  • [25] PROGRAMMABLE SYNAPTIC MEMORY WITH SPIKING NEURAL NETWORK IN VLSI
    Sivakumar, V
    Malathi, M.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [26] Programmable VLSI cubic-like function implementation
    Cosp, J.
    Binczak, S.
    ELECTRONICS LETTERS, 2006, 42 (21) : 1221 - 1223
  • [27] PROGRAMMABLE ANALOG VLSI FOR RADIAL BASIS FUNCTION NETWORKS
    CHURCHER, S
    MURRAY, AF
    REEKIE, HM
    ELECTRONICS LETTERS, 1993, 29 (18) : 1603 - 1605
  • [28] VLSI programmable digital filter for video signal processing
    Casagrande, Giulio
    Chiari, Armando
    Golla, Carla
    Miceli, Salvatore
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 6 (03): : 219 - 231
  • [29] A CMOS digitally programmable filter technique for VLSI applications
    Alzaher, Hussain Abdullah
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (02) : 177 - 187
  • [30] A CMOS digitally programmable filter technique for VLSI applications
    Hussain Abdullah Alzaher
    Analog Integrated Circuits and Signal Processing, 2008, 55 : 177 - 187