THE PROGRAMMABLE PROTOCOL VLSI ENGINE (PROVE)

被引:1
|
作者
KRISHNAKUMAR, AS
FISCHER, WC
SABNANI, K
机构
[1] AT&T BELL LABS,MURRAY HILL,NJ 07974
[2] AT&T BELL LABS,HOLMDEL,NJ 07733
关键词
D O I
10.1109/26.310623
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The protocol VLSI engine (PROVE) is a programmable VLSI chipset which can be used to implement several standard communication protocols. The protocol to be implemented is described in a formal specification language called the augmented protocol specification language (APSL). From these formal descriptions, a compiler generates microcode for PROVE. PROVE can process 50000 packets/s for standard protocols such as LAPD and LLC Class 2. It consists of a message parser (MP), message assembler (MA), central controller unit (CCU), and interface with the upper layer. It supports efficient multiplexing operation with zero-overhead context-switching and support for timer maintenance. This paper describes the architectural features of the CCU, the MP, and the MA. A typical protocol implementation using the PROVE chipset is also described. We also compare it with other recent proposals for protocol engines. The first generation of the PROVE chipset has been built and tested.
引用
收藏
页码:2630 / 2642
页数:13
相关论文
共 50 条
  • [31] A protocol for programmable smart cards
    Cucinotta, T
    Di Natale, M
    Corcoran, D
    14TH INTERNATIONAL WORKSHOP ON DATABASE AND EXPERT SYSTEMS APPLICATIONS, PROCEEDINGS, 2003, : 369 - 374
  • [32] A user-programmable vertex engine
    Lindholm, E
    Kilgard, MJ
    Moreton, H
    SIGGRAPH 2001 CONFERENCE PROCEEDINGS, 2001, : 149 - 158
  • [33] A programmable ANSI C transformation engine
    Boekhold, M
    Karkowski, I
    Corporaal, H
    Cilio, A
    COMPILER CONSTRUCTION, 1999, 1575 : 292 - 295
  • [34] A RANGE SEARCHING ENGINE FOR VLSI DESIGN CAE
    CHANG, SS
    ROSE, K
    1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 291 - 296
  • [35] Programmable low power VLSI current mode neuron cells
    Wawryn, K
    Strzeszewski, B
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 406 - 409
  • [36] What is the best way to prove a cryptographic protocol correct?
    Malladi, Sreekanth
    Hura, Gurdeep S.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3637 - +
  • [37] Analog VLSI Design Constraints of Programmable Cellular Neural Networks
    Peter Kinget
    Michiel Steyaert
    Analog Integrated Circuits and Signal Processing, 1998, 15 : 251 - 262
  • [38] LOW-VOLTAGE PROGRAMMABLE MNOS PROCESS FOR VLSI TECHNOLOGY
    ELDESSOUKY, A
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1983, 130 (03) : C98 - C98
  • [39] A scalable and programmable architecture for the Continuous Restricted Boltzmann Machine in VLSI
    Lu, C. C.
    Hong, C. Y.
    Chen, H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1297 - 1300
  • [40] A high performance and programmable decoder VLSI for structured LDPC codesa
    Yokokawa, Takashi
    Shinya, Osamu
    Shinohara, Yuji
    Miyauchi, Toshiyuki
    2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 1238 - +