A user-programmable vertex engine

被引:0
|
作者
Lindholm, E [1 ]
Kilgard, MJ [1 ]
Moreton, H [1 ]
机构
[1] NVIDIA Corp, Santa Clara, CA 95051 USA
关键词
graphics hardware; graphics systems;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In this paper we describe the design, programming interface, and implementation of a very efficient user-programmable vertex engine. The vertex engine of NVIDIA's GeForce3 GPU evolved from a highly tuned fixed-function pipeline requiring considerable knowledge to program. Programs operate only on a stream of independent vertices traversing the pipe. Embedded in the broader fixed function pipeline, our approach preserves parallelism sacrificed by previous approaches. The programmer is presented with a straightforward programming model, which is supported by transparent multi-threading and bypassing to preserve parallelism and performance. In the remainder of the paper we discuss the motivation behind our design and contrast it with previous work. We present the programming model, the instruction set selection process, and details of the hardware implementation. Finally, we discuss important APT design issues encountered when creating an interface to such a device. We close with thoughts about the future of programmable graphics devices.
引用
收藏
页码:149 / 158
页数:10
相关论文
共 50 条
  • [1] USER-PROGRAMMABLE GATE ARRAYS
    FREEMAN, R
    IEEE SPECTRUM, 1988, 25 (13) : 32 - 35
  • [2] DIP SWITCHES ARE USER-PROGRAMMABLE
    不详
    ELECTRONIC PRODUCTS MAGAZINE, 1978, 21 (02): : 45 - 46
  • [3] USER-PROGRAMMABLE GATE ARRAYS
    SMALL, CH
    EDN, 1989, 34 (09) : 146 - &
  • [4] Improving Instrumentation with user-programmable FPGAs
    Schreier, Luke
    EE-EVALUATION ENGINEERING, 2008, 47 (07): : 46 - +
  • [5] Improving instrumentation with user-programmable FPGAs
    National Instruments
    不详
    EE Eval Engin, 2008, 7 (46+48-51):
  • [6] USER-PROGRAMMABLE WAVEFORM PROCESSORS.
    Landers, Pedro
    New Electronics, 1980, 13 (12): : 59 - 60
  • [7] USER-PROGRAMMABLE LOGIC - CHASING THE GATE ARRAY
    DETTMER, R
    IEE REVIEW, 1990, 36 (05): : 181 - 184
  • [8] USER-PROGRAMMABLE CONTROLLERS HANDLE ALL INTERFACES
    KILLMON, P
    COMPUTER DESIGN, 1985, 24 (12): : 36 - &
  • [9] A FAMILY OF USER-PROGRAMMABLE PERIPHERALS WITH A FUNCTIONAL UNIT ARCHITECTURE
    SHUBAT, AS
    TRINH, CQ
    ZALIZNYAK, A
    ZIKLIK, A
    ROY, A
    KAZEROUNIAN, R
    CEDAR, Y
    EITAN, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 515 - 529
  • [10] USER-PROGRAMMABLE CHIPS TAKE ON A BROADER RANGE OF APPLICATIONS
    SMITH, D
    VLSI SYSTEMS DESIGN, 1988, 9 (07): : 88 - 93